B. Tech III Semester End Examinations,

DIGITAL ELECTRONICS & LOGIC DESIGN (19APCO404)

(Electronics & Communication Engineering)

	Max Marks: 70	
Time: 3 Hours		

	Time: 3 Hours		IVIAX IVIAI KS. 7	U
		PART-A(Compulsory)	(10*2=20	M)
		Answer the following	UNIT	Mark
			I	2
1 (a)	9's complement of 5	46/00 and 012398	I	2
70)	What are Don't care	conditions? Explain their importance.	II	2
(4)	What is	the difference between Adder and Subtractor?		2
41)	What is different	ce between Master-slave & Edge-triggered Flip flop be between Moore & Mealy machine models?	III	2
(e)			III	2
f)	What is the difference	e between Ripple counter & Synchronous counter?	111	
g)	What is the difference	e between RAM and ROM?	IV	2
(h)	What	t is the difference between PLA and PAL?	IV	2
(i)	YYIIdi	Draw TTL characteristics	V	2
Ji)	-	Draw CMOS characteristics	V	2
nswer	One Full Question fro	<u>PART-B</u> m each unit; All questions carry EQUAL marks	•	
	•	UNIT-I		
	the help of an example esentations.	e explain the concept of Sum-of-products & Products	ct-of-sum 10	M
		(OR)		
B Ex	plain the concept of ho	w to minimize a function using Quine-McCluskey using an example.	method 10	M
7 ,21		UNIT-II		
(a) l		g Boolean function with a 4 x1 multiplexer and exte	rnal gates 5	5 M
	$^{\Delta}$ (a) F1(A, B, C, D) =	$=\Sigma(1,3,4,11,12,13,14,15)$		ent e
		$= \Sigma (1,2,5,7,8,10,11,13,15)$		
b) I	Jagian a goda gonzierta	that appropriate a decimal diale Comme	and the same of the same	- > -

פ	Explain the concept of now to infinitize a function using Quine-Nectuskey method				
-		using an example.			
		UNIT-II			
4	·a)	Implement the following Boolean function with a 4 x1 multiplexer and external gates	5 M		
		Δ (a) F1(A, B, C, D) = Σ (1,3,4,11,12,13,14,15)	and the second		
	3-1	(b) $F2(A, B, C, D) = \Sigma (1,2,5,7,8,10,11,13,15)$			
	b)	Design a code converter that converts a decimal digit from	5 M		
		(a) The $8, 4, -2, -1$ code to BCD			
	N. V	(b) The $8, 4, -2, -1$ code to Gray code.			
	ei .	(OR)			

5	Explain briefly how SR and D flip flops can be converted to other Flip flops	10 M
1	UNIT-III	
6.	Explain the procedure of Synthesis for JK Flip flops and T flip flops	10 M
	(OR)	
7	Explain in detail about Johnson counter & Up-Down counter	10 M

B		The following is a	truth t	able	of a th		IIT-I		outpu	ıt com	binational circuit:	10 M
	A Barrier	To the second se	Inputs			three-input, four-output combinational circuit:						TOTAL
			X.	y	2	163	٨	В	C	D		
			()	()	0	to be about the second	()	1	()	()		
			0	0	1		. 1	1	1	1		
			0	1	0		1	0	1	1		
			0	1	1		0	1	0	1		
			1	0	0		1	1	1	0		
			1 -	0	1		0	0	0	1		
			1,5	1.	0		1	0	1	0		
And in case of the last			1	1	1		0	. 1	1	1		
market styleness		diagram			1		(OR			litti vi	ne fuse map in a PAL	
	10-		/	2211			and a con-				and the second of the second o	
).	(a) (b)	ecify the size of a Recommodate the truth a binary multiplier to a 4-bit adder—subtra	table that muactor.	tor the ultipli	ies tw	owing o 4-bi	t bin	ibina ary v	tiona vords	ıl circu S,	it components:	10 M
	(d)	a quadrupte two-to-	one-iin	e mu	Itiple	xer w	th co	ommo	on se	lect ar	nd enable inputs, and	
	(4)	a BCD-to-seven-seg	zmem c	16000	ler wi			le in	put.			
	Exp!	lain Interface aspect	te of T	FT to	CM	UNI	L-V		- TOTAL			
1		- Interface aspect	8 01 1 1	LU	CIVIC	15 & i	SMC)S to	TIL			10 M
					Maria I	7-1	OR)					
											ipation, fan-out and	

