Initial: HBM $[a_1, a_2]$, CPU $[a_3, a_4]$

Request	**HBM** MRU → LRU	**CPU** MRU → LRU
1. a_2 HBM hit	a_2 a_1	a_3 a_4
2. a_3 CPU hit	a_3 a_2	a_1 a_4
3. a_5 HDD read; evict a_4	a_5 a_3	a_2 a_1