
Initial: HBM [a1, a2] CPU [a3, a4]
HBM
CPU
Request a2
a2
a1
a3
a4
Request a3
a3
a1
a2
a4
Request a5
a5
a1
a2
a3
a4
Evict
MRU → LRU
MRU → LRU