


Assignment-II

- 1) With diagrams, explain the pipelining in Super Scalar Processors and VLIW processors.



Typical Superscalar Architecture

- A typical Superscalar will have
 - multiple instruction pipelines
 - an instruction cache that can provide multiple instructions per

Fetch.

- multiple buses among the functional units.

• In theory, all functional units can be simultaneously active.

VLIW Architecture

* VLIW = Very long Instruction word.

* Instruction usually hundreds of bits long.

* Each instruction word essentially carries multiple short instructions.

* Each of the short instructions are effectively issued at the same time.

* Compilers for VLIW architectures should optimally try to predict branch outcomes to properly group instructions.

2) ~~With a neat diagram, explain backplane bus systems.~~

2) With a neat diagram, explain the bus system at board level, back plane & I/O level.


* A backplane bus interconnects processors, data storage & peripheral devices in a tightly coupled hardware.

* The system bus must be designed to allow communication b/w devices on the bus without disturbing the internal activities of all the devices attached to the bus.

* Timing protocols must be established to arbitrate among multiple requests, Operational rules must be set to ensure orderly data transfer on the bus.

Data Transfer Bus (DTB)

- * Data address & Control lines from the data transfer bus in VME bus.
- * Address lines broadcast data & device address.
 - Proportional to log of address space size.
- * Data lines proportional to memory word length.
- * Control lines specify read/write, timing & bus error conditions.




- 3) Explain the inclusion with a neat diagram Hierarchical memory technology.

* Storage devices such as registers, caches, main memory, disk devices, & backup storage are often organized as a hierarchy.

* The memory technology & storage organization at each level is characterized by 5 parameters:

1. access time t_i
2. memory size S_i
3. cost per byte C_i
4. transfer bandwidth b_i
5. unit of transfer x_i



memory devices at a lower level are:

- * Faster to access,
- * are smaller in capacity
- * are more expensive per byte
- * have a higher bandwidth &
- * have a smaller unit of transfer.

In general, $t_{i-1} < t_i$, $S_{i-1} < S_i$, $C_{i-1} > C_i$, $b_{i-1} > b_i$ &
 $x_{i-1} < x_i$ for $i=1, 2, 3 \text{ \& } 4$ in the hierarchy,
where $i=0$ corresponds to the CPU register level.

The cache is at level 1, main memory at level 2, the disk at level 3 & backup storage at level 4.

4) Explain the Inclusion Property & locality of reference along with Pt 1 types in multilevel memory hierarchy.


⇒ Information stored in a memory hierarchy (M_1, M_2, \dots, M_n) satisfies 3 important properties:

1. Inclusion
2. Coherence
3. Locality

* We consider Cache memory the innermost level M_1 , which directly communicates with the CPU register.

* The outermost level M_n contains all the information words stored. In fact, the collection of all addressable words in M_n forms the virtual address space of a computer.

* Program and data locality is characterized below as the foundation for using a memory hierarchy effectively.



1. The Inclusion Property

* The Inclusion Property is stated as

$$M_1 \supset M_2 \supset \dots \supset M_n$$

* The Implication of the Inclusion Property is that all items of information in the innermost memory level.

2. The Coherence Property

The requirement that copies of data items at successive memory levels be consistent is called the coherence property.


- write-through
- write-back

3. Locality of References

- Temporal locality
- Spatial locality
- Sequential locality

5) Differentiate the Characteristics of CISC and RISC Architecture.


CISC



* Complex Instruction Set Computer

* Large Set of instructions with variable formats

RISC




* Reduced Instruction Set Computer.

* Small set of instructions with fixed format.

- * Addressing mode 12-24
- * General-purpose register 8-24 GPRs.
- * CPI b/w 2 & 15
- * Using Control memory


- * Limited to 3-5
- * Large numbers (32-192) of GPRs
- * CPI < 1.5
- * Hardwired without Control memory.

6) With a neat block diagram, explain the C-access-Interleaved memory organization which allows block access in a pipelined fashion. Also sketch the timing chart indicating the major & minor cycle time.



(a) Low-order m -way Interleaving.


- * Low-order interleaving spreads contiguous memory locations across the m modules horizontally.
- * The high-order b bits are the word addresses within each module.




(b) High-order m-way Interleaving.

- * Higher-order Interleaving uses the high-order a bits as the module address & the low-order b bits as the word address within each module.
- * Contiguous memory locations are thus assigned to the same memory module.

Pipelined memory Access







7) What is arbitration? Describe Central arbitration & distributed arbitration with relevant sketches.

⇒ Arbitration

- * Process of selecting next bus master.
- * Bus tenure is duration of master's control.
- * It restricts the tenure of the bus to one master at a time.
- * Competing requests must be arbitrated on a fairness or priority basis.


Central Arbitration

- * Uses a central arbiter as shown in fig.
- * Potential masters are daisy-chained in a cascade.
- * A special signal line propagates bus-grant from first master to the last master.
- * All requests share the same bus-request line.




Distributed Arbitration

- * Each master has its own arbiter & unique arbitration number.
- * Uses arbitration number to resolve arbitration competition.
- * When two or more devices compete for the bus, the winner is the one whose arbitration number is the largest determined by Parallel Contention Arbitration.
- * Priority based scheme.



(a) Independent requests with a Central arbiter .



(b) using distributed arbiter .

- 8) Define Cache Coherence Problem. Describe Cache Coherence problems in data sharing & process migration .
- => Cache Coherence is a crucial concept in multiprocessor systems where multiple processors have their own cache memory.

Cache Coherence Problems in Data Sharing

Scenario:

- * Multiple Caches, Shared Data: Consider a System with two processors, each with its own cache. Both caches store a copy of a shared variable x .

Problem:

- * Inconsistent Data View: When processor 1 updates the value of x in its cache, the updated value needs to be reflected in processor 2's cache. If processor 2 does not receive this update, it continues to work with an outdated value of x .

Consequences:

- * Incorrect Computation: This inconsistency can lead to incorrect computation because processor 2 operates on stale data.
- * Race Condition: Multiple processors accessing & modifying shared data without proper synchronization can lead to a race condition, making the system behaviour unpredictable.

Cache Coherence Problems in Process Migration

Scenario:

- * Process Migration: A process running on processor 1, with some data cached locally, is moved to processor 2 for load balancing or other reasons.

Problem:

- * Stale Cache Data: The data cached in processor 1's cache is not immediately available in processor 2's cache.