


with diagrams, explain the pipeling in Jupen Scales processing and VIIN processors.



Typical Supersicator Architecture

- · A typical Supericular will have
 - murlore Prusuction pipelities
 - an Provide Cache that can provide mutible Providing per

SIET


- multiple buses among the Function unles
- . In theory, all Functional unles an be dimensionery acres.

VLIW Archaecture

- * VLIW = very long Inuruction word.
- * Intervention curvally hundreds of bas long.
- * Each invouction word extentially Courses matthe Short
- * Each of the Short Protocolon are effectively Enough at the same time.
- * Compiler For VLIN architecturer Should Optimaly try
 to predict branch Outcomer to properly group introction.
- Whit a reat dlagram, expeals backplane but Agreems.
- With a neat dlag sam, explain the but system at board level, back plane & Ilo level:
- * A backplane bur enterconneces processors, data Atorage & peripheral devices en a Alghly Coupled hardware.
- * The System but must be derigned to about Communication blw devices on the dev bus culthout disturbing the internal activities of an the devices altached to the bus.
- * Timing protocols must be established to authorate among mustiple negrets, Operational nuller must be det to enure orderly data examples on the bus.

Data Transfer Bus (DTB)

- * Data address & Control lither from the data transfer bus
- * Addrew liner broad care data & device addrews.
 - Proportional to log of addrew Apace 18ze.
- * Data lines propostional to mmory word length
- * Control lines Specify head write, Liming & bus
 error Conditions.



3) Explain the includion with a neat diagram Hieroschical memory technology.

* Morage devices such as regimens, Caches, main memory desk devices, & backer storage are often organized as a hierarchy.

* The memory dechnology & Morage organization at each level in Characterized by 5 parameter.

1. accen APme t:

bay

401

2. Memory Aire S:

3. Cour per byte c:

4. Franger bandaiseth b:

5. Unit of Isanyon x;

Regliter Pn Level 0 Increase for capacity & access Increase the Cost per 68 Cache Level 1 (SRAMA) Level 2 main memory (dRAMS) Level 3 DRIK Storage (Nolith-Made, magnetic) Backup Morage Levely (magnetic Taper, optical DEIKY) Capacity.

memory deveces at a lower level are:

* Farter to accer,

* are smaller in Capacity

+ are more expense per byte

* have a higher bandwith, &

* have a smaller unit of transper.

SIET

In genoral, to., 2to, 50-125; CP, 700, bi-1760 & XI-12xi For P=1,2,3&4 Pn the homorrhy where i=0 Corresponds to the CPU gregister level.

The cache is at level 1, main memory at level 2, the disk at level 3 & backup storage at level 4.

Explain the inclusion property & locality of Ingeneric along with Per types in multievel memory hierarchy.

Information Mored in a memory hierarchy (MI,M2, -- MM)
Satisfier 3 important Properties:


1. Inclusion

4)

- 2. Coherence
- 3. Lo Courty

I we Consider Cache memory the Innormant Level MI, which directly Communicates with the CPU neglineous.

- It the outermost level Mn Contains all the information words thored. In Face, the Collection of all addressable words in Mn Forms the Virtual address space of a Computer.
- * Program and data locality in Characterized below as
 the Fourdation for wing a memory herrarchy effectively.



SIET

2. The coherence proposty

The Gregorement that copies of data remnat successive memory levels be consistent is cauca the coherence proporty.

- · write-through
- · write-back


3. Locality of Rejevences

- · Temposal locality
- · Apatel Locality
 - · Dequential locality

Deplementate the Characteristics of CISC and RISC Architecture.


CISC .

RISC



omplex Intrudion let

* Large Met of introdisons
With variable Formats



- * Reduced Intruction let Computer.
- * Array Set of hyructions with

* Addrewing moder 12-24

* General - purpose register 8-24 GPR1.

4 CPI blw 2815

+ Wing Control memory


4 Limited to 3.5

* Large number (32-192) of

4 CPI < 1.5

* Handwird without Control memory.


with a neat block diagram, explain the C-acreu- interded memory or gardzation which about block access in a Dipelined Farkion. Also Akatch the Liming Chart indicating the major & minor cycle time.



(a) Low-order m-way Privaleaving.


+ Low-order Procedeaving Apreads Consiguous memory Locations a cross the m modules horizontally.


* The high-order b ban are the word addressed within each module.



*Higher-order Enterleaving wer the high-order a birs on the module address in the low-order 6 birs on the word address within each module.

* Configuous memory locations are thus arrighed to the same memory module.





What is aubitration? Dercribe Central aubitration & diverboard arbitration with Irelevant Sketcher.

notostidsA

Aprocess of Melecting next bus master.

But Lenure is duration of masser's Contral.

+ 9 + neutrical the denine of the but to one marter at a time.

ompleting requests must be autobarated on a fairness or privary basis.


Central Arbitration


I wer a Central aublieur an show in Fig.

& potential marious one dairy Charled in a careade.

* A speval segnal line propagates bui-grant from Ferth


* All grequette share the same bur- grequent like.






Déut Plotted Arbitration

- * Each matter has 811 own author & unlique authorization number
- * mer oublit ration number to grevoive oubstration Competition
- when two or more devicer Compete For the but, the winner is the one whose arbitration number is the largest determined by parallel Contention Arbitration.
- * Prisority based scheme.



(a) Independent sequests with a Central subtres.



(P) wing grasspored aspites.

Dellne Cache Coherence problem. Describe Cache Coherence problems in data Sharing & process migration.

Cache Coherence In a Cruclal Concept in multiprocessor .

Systems where multiple processors have their own cache memories.

SIET

Cache Coherence Problem & Data Mosting

* Muripic acher, Shared Dala: Consider a System with two processors, each with the own tache. Both acher store, lopy of a shared vasibility.

Problem:

* Inconstruct Data View: When processor I updated the value of the cache, the updated Value needs to be stellared in processor 2's Cache. If processor 2 does not seemed this update, it Continues to work with an outdated value of x.

Consequences:

- * Incorrect Computation: This inconsistency can lead to income Computations because processor 2 operates on state data.
- A Race Conditions: Multiple processors accessing & modelying Shared data without proper Synchronization Can lead to have Condition, making the System behaviour unpredictable

Cache Coherence problem en procen regration

* procent migration: A procent Hunning on procents, with some data cached locally, is moved to procent 2 for load balancing or other greatons.

* Male Cache Data? The data cached in processor i's cache.