

## Design Parameters

Design the schematic of a Low Power 2-stage Operational Transconductance Amplifier (OTA) with RC compensation in GPDK 45nm technology (differential input, single ended output) to meet the following specifications:

- DC gain  $\geq 48$  dB
- Unity gain frequency  $\geq 70$  MHz
- Output voltage swing  $\geq 0.6$  V<sub>pk-pk</sub>
- Slew rate  $\geq 60$  V/ $\mu$ s
- Phase Margin  $\geq 60^\circ$
- Input referred spot noise (at 10 MHz)  $\leq 80$  nV/ $\sqrt{\text{Hz}}$
- Input referred spot noise (at 0.1 MHz)  $\leq 90$  nV/ $\sqrt{\text{Hz}}$
- Input Common mode voltage = 0.6 V
- Output load capacitance = 1 pF (From analogLib)
- VDD = 1.2 V
- Power consumption  $\leq 0.25$  mW

## 2 Hand calculations

~~# I-O CKE~~ →

$$(1) \text{ phase Margin} = 90 - \tan^{-1} \left( \frac{f_4}{f_{ND}} \right)$$

given us  
 $PM \geq 60^\circ$

$$f_4 \geq 70 \text{ MHz}$$

$$\Rightarrow f_{ND} = 70\sqrt{3} = 121.24 \text{ MHz}$$

$$f_{ND} = \frac{g_m}{2\pi C_L} \Rightarrow g_m = 2\pi \times 121.24 \text{ MHz} = 762 \mu\text{S}$$

$$(2) g_m = \frac{2I_{DSS}}{V_{dSat6}} = \frac{2I_{DSS}}{0.2} = I_{DSS} = 114.3 \mu\text{A}$$

$$(3) I_{DSS} = I_{SS} \left( 1 + \frac{C_L}{C_c} \right) = I_{SS} + (SR)C_L$$

$$I_{SS} = I_{SS} + 60 \Rightarrow I_{SS} = 54.3 \mu\text{A}$$

$$(4) SR = \frac{I_{SS}}{C_c} \Rightarrow C_c = \frac{I_{SS}}{SR} = 0.905 \text{ pF}$$

$$(5) R_2 = \frac{1}{g_m} \left( 1 + \frac{C_L}{C_c} \right) = 2.76 \text{ k}\Omega$$

$$(6) 2\pi f_u = \frac{g_m}{C_c} \Rightarrow g_m = 2\pi f_u C_c = 398 \mu\text{S}$$

$$(7) \left(\frac{\omega}{L}\right)_1 = \frac{g_{m1}^2}{I_{SS} R_C} = \frac{398^2}{54.3 \times 286} = 10.2$$

$$(8) g_{m7} = \frac{2 I_{SS}}{V_{dsat7}} = 762 \mu S$$

$$(9) \left(\frac{\omega}{L}\right)_7 = \frac{g_{m7}^2}{2 I_{SS} R_m} = \frac{762^2}{2 \times 114.3 \times 130.3} = 20$$

$$(10) \frac{54.3}{\left(\frac{\omega}{L}\right)_5} = \frac{114.3}{20} \Rightarrow \left(\frac{\omega}{L}\right)_5 = 9.5$$

$$(11) \frac{54.3}{\left(\frac{\omega}{L}\right)_5} = \frac{10}{\left(\frac{\omega}{L}\right)_B} \Rightarrow \left(\frac{\omega}{L}\right)_B = 1.75$$

$$(12) \left(\frac{\omega}{L}\right)_6 = \frac{g_{m6}^2}{2 K_p I_{SS}} = \frac{762^2}{2 \times 32 \times 114.3} = 79.4$$

$$(13) \left(\frac{\omega}{L}\right)_{3,4} = \frac{I_{SS}}{2 I_{SS}} \times \left(\frac{\omega}{L}\right)_6 = 20$$

$$(14) 48 \text{ dB} \rightarrow 260.2 \quad \frac{g_{m1} g_{m6}}{\frac{I_{SS}}{2}, I_{SS} (A_n + A_p)^2}$$

~~$L_{ol} = A_n$~~

if  $d_u = d_p = \lambda$

$$\Rightarrow \lambda^2 = \frac{298 \times 762}{54.3 \times 114.3 \times 2 \times 260}$$

$$\Rightarrow \lambda = 0.307$$

$$\text{So } \lambda_{ut} \rightarrow 0.585 \times 45 = 0.307 \times L_u \Rightarrow L_u = 90 \text{ nm}$$

$$0.41 \times 45 = 0.307 \times L_p \Rightarrow L_p = 60 \text{ nm}$$

$$\text{net} \rightarrow 0.694 \times 300 = 0.307 \times L_{\text{net}} \Rightarrow L_{\text{net}} = 680 \text{ nm}$$

### 3 DC Operating point

#### 3.1 Testbench




Figure 1: DC Testbench

#### 3.2 Schematic with operating points




Figure 2: Schematic with DC operating points

## 4 Stability Analysis

### 4.1 Testbench




Figure 3: Stability Analysis Testbench

### 4.2 Stability plots




Figure 4: Stability plots

### 4.3 Stability Summary




Figure 5: Stability Summary

## 5 AC analysis: Differential Gain

### 5.1 Testbench




Figure 6: Differential Mode Testbench

### 5.2 Gain and Phase Plots




Figure 7: Closed loop gain and phase

### 5.3 Input Referred Offset

Test	Output	Nominal	Spec	Weight	Pass/Fail
EE618_CP1_23M1222:TB_AC_DM:1	dB20V(R"(VOUT"))				
EE618_CP1_23M1222:TB_AC_DM:1	phase(VF"(VOUT"))				
EE618_CP1_23M1222:TB_AC_DM:1	Input referred offset	-8.203m			

Figure 8: Input referred offset

### 5.4 DC operating points




Figure 9: Schematic with DC operating points

## 6 AC analysis: Common mode gain

### 6.1 Testbench




Figure 10: Common Mode Testbench

### 6.2 Common Mode Gain




Figure 11: Common mode gain



## 7 Transient analysis: Sinusoidal input

### 7.1 Testbench




Figure 12: Testbench for voltage swing analysis

### 7.2 Voltage Swing




Figure 13: Voltage Swing

## 8 Transient analysis: Step input

### 8.1 Testbench




Figure 14: Testbench for slew rate analysis

### 8.2 Slew Rate




Figure 15: Slew rate



## 10 Summary of Results obtained

Tabulate all the OTA Specifications achieved by your design from Q2 to Q8 in typical corner as shown below: [Typical corner: TT, 27°C]

Q.No	Parameters	Value (Unit)
2	Power Consumption	0.19 mW
3	DC gain	49.20 dB
	f-3dB	213.141 kHz
	Unity Gain frequency	74.458 kHz
	Phase margin	109.93°
4	Closed Loop Gain	1
	f-3dB	51.63 MHz
	Input referred offset (DC analysis)	-8.203 mV
5	Common-mode gain	0.02
	CMRR	25
6	Output Swing (V <sub>pk-pk</sub> )	0.681V <sub>p-p</sub>
7	Slew rate	68.45 V/us
	Settling Time (1% accuracy)	11.7 ns
8	Input referred spot noise (at 1 MHz)	28.8175 nV/ $\sqrt{\text{Hz}}$
	Input referred spot noise (at 10 MHz)	14.65 nV/ $\sqrt{\text{Hz}}$
	Total summarized Noise	0.000185
	Total input referred Noise	0.000323

Figure 19: Results Summary