

Міністерство освіти і науки України
Національний університет „Львівська політехніка”

Кафедра ЕОМ



Звіт

з лабораторної роботи №3

з дисципліни: “Моделювання комп’ютерних систем”

на тему: “Поведінковий опис цифрового автомата. Перевірка роботи автомата
за допомогою стенда Elbert V2 - Spartan 3A FPGA.”

Варіант №10

Виконав:
ст. гр. КІ-201
Кісіль В. І.

Прийняв:
Козак Н.Б.

Львів - 2023

Мета роботи:

На базі стенда Elbert V2 - Spartan 3A FPGA реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ.
2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1).




Рис. 1 - Структурна схема автомата.

Завдання:


ВАРІАНТ	ВИРАЗ
<u>10</u>	$((OP2 - OP1) \ll 1) + OP1$

Виконання:

1) Створив файл MUX.vhd.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity my_MuX_intf is
5  port (
6      DATA_IN          : in std_logic_vector(7 downto 0);
7      IN_SEL             : in std_logic_vector(1 downto 0);
8      CONSTANT_BUS1     : in std_logic_vector(7 downto 0);
9      RAM_DATA_OUT_BUS  : in std_logic_vector(7 downto 0);
10     IN_SEL_OUT_BUS     : out std_logic_vector(7 downto 0)
11 );
12 end my_MuX_intf;
13
14 architecture my_MuX_arch of my_MuX_intf is
15 begin
16     INSEL_A_MUX: process(DATA_IN, CONSTANT_BUS1, RAM_DATA_OUT_BUS, IN_SEL)
17     begin
18         if (IN_SEL = "00") then
19             IN_SEL_OUT_BUS <= DATA_IN;
20         elsif (IN_SEL = "01") then
21             IN_SEL_OUT_BUS <= RAM_DATA_OUT_BUS;
22         elsif (IN_SEL = "10") then
23             IN_SEL_OUT_BUS <= CONSTANT_BUS1;
24         end if;
25     end process INSEL_A_MUX;
26 end my_MuX_arch;
```

Рис.1. Реалізація мультиплексора у файлі MUX.vhd



Симуляція роботи мультиплексора


2) Створив файл ACC.vhd.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5  entity my_ACC_intf is
6  port (
7      CLOCK          : in std_logic;
8      ACC_WR          : in std_logic;
9      ACC_RST         : in std_logic;
10     ACC_DATA_IN_BUS  : in std_logic_vector (7 downto 0);
11     ACC_DATA_OUT_BUS : out std_logic_vector (7 downto 0)
12 );
13 end my_ACC_intf;
14
15 architecture my_ACC_arch of my_ACC_intf is
16
17     signal ACC_DATA: std_logic_vector (7 downto 0);
18
19     begin
20
21     ACC : process (CLOCK, ACC_DATA)
22     begin
23         if (rising_edge(CLOCK)) then
24             if (ACC_RST = '1') then
25                 ACC_DATA <= "00000000";
26             elsif (ACC_WR = '1') then
27                 ACC_DATA <= ACC_DATA_IN_BUS;
28             end if;
29         end if;
30         ACC_DATA_OUT_BUS <= ACC_DATA;
31     end process ACC;
32
33 end my_ACC_arch;

```

Рис.2. Реалізація регістра ACC у файлі ACC.vhd




Симуляція роботи регістра

- 3) Визначив набір необхідних операцій для виконання виразу згідно свого варіанту і реалізував АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій (рис.3).

```
6  entity my_ALU_intf is
7  port (
8      OP_CODE_BUS      : in std_logic_vector (1 downto 0);
9      IN_SEL_OUT_BUS   : in std_logic_vector (7 downto 0);
10     ACC_DATA_OUT_BUS  : in std_logic_vector (7 downto 0);
11     ACC_DATA_IN_BUS   : out std_logic_vector(7 downto 0)
12 );
13 end my_ALU_intf;
14
15 architecture my_ALU_arch of my_ALU_intf is
16
17 begin
18
19     ALU : process (OP_CODE_BUS, IN_SEL_OUT_BUS, ACC_DATA_OUT_BUS)
20         variable A: unsigned (7 downto 0);
21         variable B: unsigned (7 downto 0);
22     begin
23         A := unsigned (ACC_DATA_OUT_BUS);
24         B := unsigned (IN_SEL_OUT_BUS);
25
26         case (OP_CODE_BUS) is
27             when "00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR (B);
28             when "01" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR (A + B);
29             when "10" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR (A - B);
30             when "11" =>
31                 case(B) is
32                     when x"00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 0);
33                     when x"01" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 1);
34                     when x"02" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 2);
35                     when x"03" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 3);
36                     when x"04" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 4);
37                     when x"05" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 5);
38                     when x"06" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 6);
39                     when x"07" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 7);
40                     when others => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 0);
41                 end case;
42         end case;
```

Рис.3. Реалізація АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій.



Симуляція роботи АЛП

- 4) Визначив множину станів і реалізував пристрій керування (CU) у файлі CU.vhd.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity my_CU_intf is
5  port(
6  CLOCK      : in std_logic;
7  ENTER_OP1  : in std_logic;
8  ENTER_OP2  : in std_logic;
9  CALCULATE  : in std_logic;
10 RESET     : in std_logic;
11
12 RAM_WR     : out std_logic;
13 RAM_ADDR_BUS : out std_logic_vector(1 downto 0);
14 CONSTANT_BUS1 : out std_logic_vector(7 downto 0);
15 ACC_WR     : out std_logic;
16 ACC_RST    : out std_logic;
17 IN_SEL     : out std_logic_vector(1 downto 0);
18 OP_CODE_BUS : out std_logic_vector(1 downto 0)
19 );
20 end my_CU_intf;
21
22 architecture my_CU_arch of my_CU_intf is
23
24 type cu_state_type is (cu_rst, cu_idle, cu_load_op1, cu_load_op2, cu_run_calc0, cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
25 signal cu_cur_state : cu_state_type;
26 signal cu_next_state : cu_state_type;
27
28 begin
29
30 CONSTANT_BUS1 <= "00000001";
31
32 CU_SYNC_PROC: process (CLOCK)
33 begin
34     if (rising_edge(CLOCK)) then
35         if (RESET = '1') then
36             cu_cur_state <= cu_rst;

```

```

36         cu_cur_state <= cu_rst;
37     else
38         cu_cur_state <= cu_next_state;
39     end if;
40 end if;
41 end process;
42
43 CUNEXT_STATE_DECODE: process (cu_cur_state, ENTER_OP1, ENTER_OP2, CALCULATE)
44 begin
45     --declare default state for next_state to avoid latches
46     cu_next_state <= cu_cur_state; --default is to stay in current state
47     --insert statements to decode next_state
48     --below is a simple example
49     case(cu_cur_state) is
50     when cu_rst =>
51         cu_next_state <= cu_idle;
52     when cu_idle =>
53         if (ENTER_OP1 = '1') then
54             cu_next_state <= cu_load_op1;
55         elsif (ENTER_OP2 = '1') then
56             cu_next_state <= cu_load_op2;
57         elsif (CALCULATE = '1') then
58             cu_next_state <= cu_run_calc0;
59         else
60             cu_next_state <= cu_idle;
61         end if;
62     when cu_load_op1 =>
63         cu_next_state <= cu_idle;
64     when cu_load_op2 =>
65         cu_next_state <= cu_idle;
66     when cu_run_calc0 =>
67         cu_next_state <= cu_run_calc1;
68     when cu_run_calc1 =>
69         cu_next_state <= cu_run_calc2;
70     when cu_run_calc2 =>
71         cu_next_state <= cu_run_calc3;
72     when cu_run_calc3 =>
73         cu_next_state <= cu_finish;
74     when cu_finish =>
75         cu_next_state <= cu_finish;
76     when others =>
77         cu_next_state <= cu_idle;
78     end case;
79 end process;
80
81
82 CU_OUTPUT_DECODE: process (cu_cur_state)
83 begin
84     case(cu_cur_state) is
85     when cu_rst =>
86         IN_SEL      <= "00";
87         OP_CODE_BUS <= "00";
88         RAM_ADDR_BUS <= "00";
89         RAM_WR       <= '0';
90         ACC_RST      <= '1';
91         ACC_WR       <= '0';
92     when cu_idle =>
93         IN_SEL      <= "00";
94         OP_CODE_BUS <= "00";
95         RAM_ADDR_BUS <= "00";
96         RAM_WR       <= '0';
97         ACC_RST      <= '0';
98         ACC_WR       <= '0';
99     when cu_load_op1 =>
100        IN_SEL      <= "00";
101        OP_CODE_BUS <= "00";
102        RAM_ADDR_BUS <= "00";
103        RAM_WR       <= '1';
104        ACC_RST      <= '0';
105        ACC_WR       <= '1';
106    when cu_load_op2 =>

```

```

106     when cu_load_op2 =>
107         IN_SEL      <= "00";
108         OP_CODE_BUS <= "00";
109         RAM_ADDR_BUS <= "01";
110         RAM_WR       <= '1';
111         ACC_RST      <= '0';
112         ACC_WR       <= '1';
113     when cu_run_calc0 =>
114         IN_SEL      <= "01";
115         OP_CODE_BUS <= "00";
116         RAM_ADDR_BUS <= "01";
117         RAM_WR       <= '0';
118         ACC_RST      <= '0';
119         ACC_WR       <= '1';
120     when cu_run_calc1 =>
121         IN_SEL      <= "01";
122         OP_CODE_BUS <= "10";
123         RAM_ADDR_BUS <= "00";
124         RAM_WR       <= '0';
125         ACC_RST      <= '0';
126         ACC_WR       <= '1';
127     when cu_run_calc2 =>
128         IN_SEL      <= "10";
129         OP_CODE_BUS <= "11";
130         RAM_ADDR_BUS <= "00";
131         RAM_WR       <= '0';
132         ACC_RST      <= '0';
133         ACC_WR       <= '1';
134     when cu_run_calc3 =>
135         IN_SEL      <= "01";
136         OP_CODE_BUS <= "01";
137         RAM_ADDR_BUS <= "00";
138         RAM_WR       <= '0';
139         ACC_RST      <= '0';
140         ACC_WR       <= '1';
141     when cu_finish =>
142         ACC_WR       <= '1';
143     when cu_finish =>
144         IN_SEL      <= "00";
145         OP_CODE_BUS <= "00";
146         RAM_ADDR_BUS <= "00";
147         RAM_WR       <= '0';
148         ACC_RST      <= '0';
149         ACC_WR       <= '0';
150     when others =>
151         IN_SEL      <= "00";
152         OP_CODE_BUS <= "00";
153         RAM_ADDR_BUS <= "00";
154         RAM_WR       <= '0';
155         ACC_RST      <= '0';
156         ACC_WR       <= '0';
157     end case;
158 end process;
159 end my_CU_arch;
160

```

Рис.4. Реалізація пристрою керування (CU) у файлі CU.vhd


5) Створив файл RAM.vhd.


```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5  entity my_RAM_intf is
6  port (
7      CLOCK          : in std_logic;
8      RAM_WR          : in std_logic;
9      RAM_ADDR_BUS    : in STD_LOGIC_VECTOR (1 downto 0);
10     RAM_DATA_IN_BUS  : in STD_LOGIC_VECTOR (7 downto 0);
11     RAM_DATA_OUT_BUS : out STD_LOGIC_VECTOR (7 downto 0)
12 );
13 end my_RAM_intf;
14
15 architecture my_RAM_arch of my_RAM_intf is
16
17     type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR (7 downto 0);
18     signal RAM_UNIT : ram_type;
19
20 begin
21
22     RAM : process (CLOCK, RAM_ADDR_BUS, RAM_UNIT)
23     begin
24         if (rising_edge (CLOCK)) then
25             if (RAM_WR = '1') then
26                 RAM_UNIT (conv_integer (RAM_ADDR_BUS)) <= RAM_DATA_IN_BUS;
27             end if;
28         end if;
29         RAM_DATA_OUT_BUS <= RAM_UNIT (conv_integer (RAM_ADDR_BUS));
30     end process RAM;
31
32
33 end my_RAM_arch;
34

```

Рис.5. Реалізація пам'яті пристрою (RAM) у файлі RAM.vhd



Симуляція роботи RAM

5) Створив файл OUT_PUT_DECODER.vhd і реалізував в ньому блок індикації (7-SEG DECODER).

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity OUT_PUT_DECODER_intf is
7  port(
8  CLOCK          : IN STD_LOGIC;
9  RESET          : IN STD_LOGIC;
10 ACC_DATA_OUT_BUS : IN std_logic_vector(7 downto 0);
11
12 COMM_ONES       : OUT STD_LOGIC;
13 COMM_DECS       : OUT STD_LOGIC;
14 COMM_HUNDREDS   : OUT STD_LOGIC;
15 SEG_A           : OUT STD_LOGIC;
16 SEG_B           : OUT STD_LOGIC;
17 SEG_C           : OUT STD_LOGIC;
18 SEG_D           : OUT STD_LOGIC;
19 SEG_E           : OUT STD_LOGIC;
20 SEG_F           : OUT STD_LOGIC;
21 SEG_G           : OUT STD_LOGIC;
22 DP              : OUT STD_LOGIC
23 );
24 end OUT_PUT_DECODER_intf;
25
26 architecture OUT_PUT_DECODER_arch of OUT_PUT_DECODER_intf is
27 signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
28 signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
29 signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
30
31 begin
32
33     BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
34         variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
35         variable bcd      : STD_LOGIC_VECTOR(11 downto 0) ;
36     begin
37         bcd      := (others => '0') ;
38         hex_src  := ACC_DATA_OUT_BUS;
39
40         for i in hex_src'range loop
41             if bcd(3 downto 0) > "0100" then
42                 bcd(3 downto 0) := bcd(3 downto 0) + "0011" ;
43             end if ;
44             if bcd(7 downto 4) > "0100" then
45                 bcd(7 downto 4) := bcd(7 downto 4) + "0011" ;
46             end if ;
47             if bcd(11 downto 8) > "0100" then
48                 bcd(11 downto 8) := bcd(11 downto 8) + "0011" ;
49             end if ;
50
51             bcd := bcd(10 downto 0) & hex_src(hex_src'left) ; -- shift bcd + 1
52             hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0' ;
53         end loop ;
54
55         HONDREDS_BUS <= bcd (11 downto 8);
56         DECS_BUS     <= bcd (7 downto 4);
57         ONES_BUS     <= bcd (3 downto 0);
58
59     end process BIN_TO_BCD;
60
61     INDICATE : process(CLOCK)
62         type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
63
64         variable CUR_DIGIT : DIGIT_TYPE := ONES;
65         variable DIGIT_VAL : STD_LOGIC_VECTOR(3 downto 0) := "0000";
66         variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0) := "0000000";
67         variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "000";
68
69     begin
70         if (rising_edge(CLOCK)) then
71             if(RESET = '0') then
72                 case CUR_DIGIT is
73                     when ONES =>
74                         DIGIT_VAL := ONES_BUS;
75                         CUR_DIGIT := DECS;
76                         COMMONS_CTRL := "001";
77                     when DECS =>
78                         DIGIT_VAL := DECS_BUS;
79                         CUR_DIGIT := HUNDREDS;
80                         COMMONS_CTRL := "010";

```

```

81         when HUNDREDS =>
82             DIGIT_VAL := HONDREDS_BUS;
83             CUR_DIGIT := ONES;
84             COMMONS_CTRL := "100";
85         when others =>
86             DIGIT_VAL := ONES_BUS;
87             CUR_DIGIT := ONES;
88             COMMONS_CTRL := "000";
89     end case;
90
91     case DIGIT_VAL is
92         when "0000" => DIGIT_CTRL := "1111110";
93         when "0001" => DIGIT_CTRL := "0110000";
94         when "0010" => DIGIT_CTRL := "1101101";
95         when "0011" => DIGIT_CTRL := "1111001";
96         when "0100" => DIGIT_CTRL := "0110011";
97         when "0101" => DIGIT_CTRL := "1011011";
98         when "0110" => DIGIT_CTRL := "1011111";
99         when "0111" => DIGIT_CTRL := "1110000";
100        when "1000" => DIGIT_CTRL := "1111111";
101        when "1001" => DIGIT_CTRL := "1111011";
102        when others => DIGIT_CTRL := "0000000";
103    end case;
104    else
105        DIGIT_VAL := ONES_BUS;
106        CUR_DIGIT := ONES;
107        COMMONS_CTRL := "000";
108    end if;
109
110    COMM_ONES    <= COMMONS_CTRL(0);
111    COMM_DECS    <= COMMONS_CTRL(1);
112    COMM_HUNDREDS <= COMMONS_CTRL(2);
113
114    SEG_A <= DIGIT_CTRL(6);
115    SEG_B <= DIGIT_CTRL(5);
116    SEG_C <= DIGIT_CTRL(4);
117    SEG_D <= DIGIT_CTRL(3);
118    SEG_E <= DIGIT_CTRL(2);
119    SEG_F <= DIGIT_CTRL(1);
120    SEG_G <= DIGIT_CTRL(0);
121    DP    <= '0';
122
123    end if;
124    end process INDICATE;
125
126
127 end OUT_PUT_DECODER_arch;

```

Рис.6. Реалізація блоку індикації (7-SEG DECODER) в файлі
OUT_PUT_DECODER.vhd

6) Згенерував символи для імплементованих компонентів і створив схему у файлі Top_level.sch.




Рис.7. Схема з використанням імплементованих компонентів.

7) testbench.vhd.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4  LIBRARY UNISIM;
5  USE UNISIM.Vcomponents.ALL;
6  ENTITY TopLevel_TopLevel_sch_tb IS
7  END TopLevel_TopLevel_sch_tb;
8  ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
9
10     COMPONENT TopLevel
11     PORT( RESET : IN STD_LOGIC;
12           ACC_DATA_OUT_BUS : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
13           CLOCK : IN STD_LOGIC;
14           ENTER_OP1 : IN STD_LOGIC;
15           ENTER_OP2 : IN STD_LOGIC;
16           CALCULATE : IN STD_LOGIC;
17           DATA_IN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
18           COMM_ONES : OUT STD_LOGIC;
19           COMM_DECS : OUT STD_LOGIC;
20           COMM_HUNDREDS : OUT STD_LOGIC;
21           SEG_A : OUT STD_LOGIC;
22           SEG_B : OUT STD_LOGIC;
23           SEG_C : OUT STD_LOGIC;
24           SEG_D : OUT STD_LOGIC;
25           SEG_E : OUT STD_LOGIC;
26           SEG_F : OUT STD_LOGIC;
27           SEG_G : OUT STD_LOGIC;
28           DP : OUT STD_LOGIC);
29     END COMPONENT;
30
31
32     SIGNAL op1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
33     SIGNAL op2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
34     SIGNAL RESET : STD_LOGIC;
35     SIGNAL CLOCK : STD_LOGIC;
36     SIGNAL ENTER_OP1 : STD_LOGIC;
37
38     SIGNAL ENTER_OP2 : STD_LOGIC;
39     SIGNAL CALCULATE : STD_LOGIC;
40     SIGNAL DATA_IN : STD_LOGIC_VECTOR (7 DOWNTO 0);
41     SIGNAL COMM_ONES : STD_LOGIC;
42     SIGNAL COMM_DECS : STD_LOGIC;
43     SIGNAL COMM_HUNDREDS : STD_LOGIC;
44     SIGNAL SEG_A : STD_LOGIC;
45     SIGNAL SEG_B : STD_LOGIC;
46     SIGNAL SEG_C : STD_LOGIC;
47     SIGNAL SEG_D : STD_LOGIC;
48     SIGNAL SEG_E : STD_LOGIC;
49     SIGNAL SEG_F : STD_LOGIC;
50     SIGNAL SEG_G : STD_LOGIC;
51     SIGNAL DP : STD_LOGIC;
52     SIGNAL ACC_DATA_OUT_BUS : STD_LOGIC_VECTOR (7 DOWNTO 0);
53
54     constant CLK_period: time := 1 us;
55     constant TC_period: time := 65536 us;
56
57
58 BEGIN
59
60     UUT: TopLevel PORT MAP(
61         RESET => RESET,
62         ACC_DATA_OUT_BUS => ACC_DATA_OUT_BUS,
63         CLOCK => CLOCK,
64         ENTER_OP1 => ENTER_OP1,
65         ENTER_OP2 => ENTER_OP2,
66         CALCULATE => CALCULATE,
67         DATA_IN => DATA_IN,
68         COMM_ONES => COMM_ONES,
69         COMM_DECS => COMM_DECS,
70         COMM_HUNDREDS => COMM_HUNDREDS,
71         SEG_A => SEG_A,

```

```

71     SEG_A => SEG_A,
72     SEG_B => SEG_B,
73     SEG_C => SEG_C,
74     SEG_D => SEG_D,
75     SEG_E => SEG_E,
76     SEG_F => SEG_F,
77     SEG_G => SEG_G,
78     DP => DP
79 );
80
81 CLK_process : process
82 begin
83     CLOCK <= '1';
84     wait for CLK_period/2;
85     CLOCK <= '0';
86     wait for CLK_period/2;
87 end process CLK_process;
88
89 stim_proc: process
90 begin
91     RESET <= '1';
92     ENTER_OP1 <= '0';
93     ENTER_OP2 <= '0';
94     CALCULATE <= '0';
95     DATA_IN  <=(others => '0');
96
97     wait for 2*CLK_period;
98     RESET <='0';
99
100    wait for 4*TC_period;
101    ENTER_OP1 <='1';
102    DATA_IN  <= op1;
103
104    wait for 2*TC_period;
105    ENTER_OP1 <='0';
106
107    wait for 4*TC_period;
108    ENTER_OP2 <='1';
109    DATA_IN  <= op2;
110
111    wait for 2*TC_period;
112    ENTER_OP2 <='0';
113    wait for 4*TC_period;
114
115    CALCULATE <= '1';
116    wait for 8*TC_period;
117    wait;
118    end process stim_proc; --1.835 s
119
120 END;
121

```

8) Constraints

```
1 |*****
2 |#                                     UCF for ElbertV2 Development Board
3 |*****
4 |CONFIG VCCAUX = "3.3" ;
5 |
6 |# Clock 12 MHz
7 |NET "CLOCK"                LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
8 |
9 |*****
10 |#                               Seven Segment Display
11 |*****
12 |
13 |NET "SEG_A"      LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
14 |NET "SEG_B"      LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
15 |NET "SEG_C"      LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
16 |NET "SEG_D"      LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
17 |NET "SEG_E"      LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
18 |NET "SEG_F"      LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
19 |NET "SEG_G"      LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
20 |NET "DP"         LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
21 |
22 |NET "COMM_HUNDREDS"      LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
23 |NET "COMM_DECS"         LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
24 |NET "COMM_ONES"         LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
25 |*****
26 |#                               DP Switches
27 |*****
28 |
29 |NET "DATA_IN(0)"      LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
30 |NET "DATA_IN(1)"      LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
31 |NET "DATA_IN(2)"      LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
32 |NET "DATA_IN(3)"      LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
33 |NET "DATA_IN(4)"      LOC = P63 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
34 |NET "DATA_IN(5)"      LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
35 |NET "DATA_IN(6)"      LOC = P59 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
36 |NET "DATA_IN(7)"      LOC = P58 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
37 |
38 |*****
39 |#                               Switches
40 |*****
41 |
42 |NET "ENTER_OP1"      LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
43 |NET "ENTER_OP2"      LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
44 |NET "CALCULATE"      LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
45 |NET "RESET"          LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
46 |
```





Рис.8. Часова діаграма згідно методичних вказівок.



Перевірка:

$((OP2 - OP1) \ll 1) + OP1$

$OP1 \Rightarrow 0000\ 0100$

$OP2 \Rightarrow 0000\ 0101$

$((0000\ 0101 - 0000\ 0100) \ll 0000\ 0001) + 0000\ 0100$

$0000\ 0101 - 0000\ 0100 = 0000\ 0001$

$0000\ 0001 \ll 0000\ 0001 = 0000\ 0010$

$0000\ 0010 + 0000\ 0100 = 0000\ 0110$

Висновок:

На цій лабораторній роботі реалізував цифровий автомат для обчислення значення виразу та симулював його роботу.