

Project #2 2D DCT Design in JPEG Image Compression

DCT based image compression process






DCT based image compression process




DCT based image compression process





Please make a hardware for 2D DCT operations in JPEG Compression

JPEG CODEC Architecture



MATLAB environments are given including Data IO between Verilog and MATLAB simulation



KECE 463 6

What is Discrete Cosine Transform?

$$X(k) = e(k) \sum_{n=0}^{N-1} x(n) \cos[rac{(2n+1)\pi k}{2N}], \; k = 0, 1, \cdots, N-1$$
 $e(k) = \left\{egin{array}{ll} rac{1}{\sqrt{2}}, & if \; k = 0, \ 1, & otherwise. \end{array}
ight.$

$$e(k) = \begin{cases} \frac{1}{\sqrt{2}}, & if \ k = 0, \\ 1, & otherwise. \end{cases}$$

ex) 8-point DCT presented in matrix multiplication


$$\begin{bmatrix} X(0) \\ X(1) \\ X(2) \\ X(3) \\ X(4) \\ X(5) \\ X(6) \\ X(7) \end{bmatrix} = \begin{bmatrix} c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 & c_9 & c_{11} & c_{13} & c_{15} \\ c_2 & c_6 & c_{10} & c_{14} & c_{18} & c_{22} & c_{26} & c_{30} \\ c_3 & c_9 & c_{15} & c_{21} & c_{27} & c_1 & c_7 & c_{13} \\ c_4 & c_{12} & c_{20} & c_{28} & c_4 & c_{12} & c_{20} & c_{28} \\ c_5 & c_{15} & c_{25} & c_3 & c_{13} & c_{23} & c_1 & c_{11} \\ c_6 & c_{18} & c_{30} & c_{10} & c_{22} & c_2 & c_{14} & c_{26} \\ c_7 & c_{21} & c_3 & c_{17} & c_{31} & c_{13} & c_{27} & c_9 \end{bmatrix} \begin{bmatrix} x(0) \\ x(1) \\ x(2) \\ x(3) \\ x(4) \\ x(5) \\ x(6) \\ x(7) \end{bmatrix}$$

$$where c_i = \frac{1}{2} \times \cos \frac{i\pi}{16}$$

where
$$c_i = \frac{1}{2} \times \cos \frac{i\pi}{16}$$



Original Image





DCT:

$$X(k) = e(k) \sum_{n=0}^{N-1} x(n) \cos[\frac{(2n+1)\pi k}{2N}], \ k = 0, 1, \dots, N-1$$

 $Z = Tx^t$ Note the symmetry of the DCT coef. matrix

$$T = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 \\ c_2 & c_6 & -c_6 & -c_2 \\ c_3 & -c_7 & -c_1 & -c_5 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_5 & -c_1 & c_7 & c_3 \\ c_6 & -c_2 & c_2 & -c_6 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix}$$


$$T = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 \\ c_2 & c_6 & -c_6 & -c_2 \\ c_3 & -c_7 & -c_1 & -c_5 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_5 & -c_1 & c_7 & c_3 \\ c_6 & -c_2 & c_2 & -c_6 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ -c_7 & -c_5 & -c_3 & -c_1 \\ -c_7 & -c_5 & c_6 & c_2 \\ c_5 & c_1 & c_7 & -c_3 \\ c_4 & -c_4 & -c_4 & c_4 \\ -c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ -c_7 & -c_5 & -c_3 & -c_1 \\ c_5 & c_1 & c_7 & -c_3 \\ c_4 & -c_4 & -c_4 & c_4 \\ -c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} c_1 & 0.490392640201615 \\ c_2 & 0.461939766255643 \\ c_2 & 0.415734806151273 \\ c_3 & 0.415734806151273 \\ c_4 & -c_4 & -c_3 & c_4 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_3 \\ c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} c_1 & 0.490392640201615 \\ c_2 & 0.461939766255643 \\ c_3 & 0.415734806151273 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_5 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} c_1 & 0.490392640201615 \\ c_2 & 0.461939766255643 \\ c_2 & 0.415734806151273 \\ c_3 & 0.415734806151273 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_5 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} c_1 & c_1 & c_1 & c_1 & c_1 \\ c_1 & -c_3 & c_5 & -c_7 \end{bmatrix} \begin{bmatrix} c_1 & c_1 & c_1 & c_1 \\ c_2 & 0.461939766255643 \\ c_3 & 0.415734806151273 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_5 & c_1 & c_2 & c_2 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_3 \\ c_5 & c_1 & c_7 & -c_5 \\ c_7 & -c_5 & c_3 & -c_1 \\ c_7 & -c_5 & c_2 & -c_6 \\ c_7 & -c_5 & c_3 & -c_1 \\ c_7 & -c_5 & c_5 & -c_7 \end{bmatrix} \begin{bmatrix} c_1 & c_1 & c_2 & c_1 \\ c_2 & -c_2 & c_6 \\ c_1 & -c_3 & c_5 & -c_7 \\ c_1 & -c_5 & c_5 \\ c_1 & -c_5 & c_5 & -c_7 \\ c_1 & -c_5 & c_5 \\ c_1 & -c_5 & c_5 & -c_7 \\ c_1 & -c_5 & c_5 \\ c_1 & -c_5 & -c_7 \\ c_1 & -c_5 & -c_7 \\ c_2 & -c_6 & c_5 \\ c_2 & -c_6 & c_5 \\ c_3 & -c_7 & -c_6 & c_5 \\ c_5 & -c_7 & -c_5 & c_6 \\ c_7 & -c_7 & -c_7 & -c_7 \\ c_7 & -c_7 & -c_7 & -c_7 \\ c_7 & -c_7 & -c_7$$

$$c_k = \frac{1}{2} \times \cos \frac{k\pi}{16}$$

decided by student



JPEG CODEC Architecture



2D DCT

Large quantization bit-width, Large Area, Large Power



Good image!



PSNR: 36.5 dB

Small quantization bit-width, Small Area, Small Power




Poor image!



PSNR: 24.6 dB



For Image Quality Measure: PSNR!




$$MSE = \frac{\sum\limits_{M,N} \left[I_1(m,n) - I_2(m,n) \right]^2}{M*N}$$

$$PSNR = 10 \log_{10} \left(\frac{R^2}{MSE} \right)$$

where M, N = 512, R = 255.







PSNR: 24.6 dB

PSNR Measure Process is already in the Matlab code



Please design a lowest cost
(minimum area and minimum power)
2D DCT hardware while satisfying the PSNR value of 29.5 dB!

Some Design Tips?



Project HINTS: Simplification?

DCT:

$$X(k) = e(k) \sum_{n=0}^{N-1} x(n) \cos[\frac{(2n+1)\pi k}{2N}], \ k = 0, 1, \dots, N-1$$

$Z = Tx^t$ Note the symmetry of the DCT coef. matrix

the DCT coef. matrix
$$T = \begin{bmatrix} c_4 & c$$

$$c_k = \frac{1}{2} \times \cos \frac{k\pi}{16}$$

Even DCT


$$\begin{bmatrix} z_0 \\ z_2 \\ z_4 \\ z_6 \end{bmatrix} = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ c_2 & c_6 & -c_6 & -c_2 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_6 & -c_2 & c_2 & -c_6 \end{bmatrix} \begin{bmatrix} x_0 + x_7 \\ x_1 + x_6 \\ x_2 + x_5 \\ x_3 + x_4 \end{bmatrix}$$

$$\begin{bmatrix} z_1 \\ z_3 \\ z_5 \\ z_7 \end{bmatrix} = \begin{bmatrix} c_1 & c_3 & c_5 & c_7 \\ c_3 & -c_7 & -c_1 & -c_5 \\ c_5 & -c_1 & c_7 & c_3 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} x_0 - x_7 \\ x_1 - x_6 \\ x_2 - x_5 \\ x_3 - x_4 \end{bmatrix}$$

Sub-expression (Computation) Sharing?

$$T = egin{bmatrix} c_4 & c_4 & c_4 & c_4 \ c_1 & c_3 & c_5 & c_7 \ c_2 & c_6 & -c_6 & -c_2 \ c_3 & -c_7 & -c_1 & -c_5 \ c_4 & -c_4 & -c_4 & c_4 \ c_5 & -c_1 & c_7 & c_3 \ c_6 & -c_2 & c_2 & -c_6 \ c_7 & -c_5 & c_3 & -c_1 \ \end{bmatrix}$$

$$\begin{bmatrix} c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 & -c_7 & -c_5 & -c_3 & -c_1 \\ c_2 & c_6 & -c_6 & -c_2 & -c_2 & -c_6 & c_6 & c_2 \\ c_3 & -c_7 & -c_1 & -c_5 & c_5 & c_1 & c_7 & -c_3 \\ c_4 & -c_4 & -c_4 & c_4 & c_4 & -c_4 & -c_4 & c_4 \\ c_5 & -c_1 & c_7 & c_3 & -c_7 & c_1 & -c_5 \\ c_6 & -c_2 & c_2 & -c_6 & -c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 & -c_3 & c_5 & -c_7 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \\ x_7 \end{bmatrix}$$




Multiple fixed Coefficients exist !!!

→ Low Power & Area DCT architecture.



Project HINTS: Sensitivity Differences





KECE 463 15


Project HINTS: Sensitivity Differences



Project 2 Process

A simple JPEG compressor:


- Cut an image up (512x512) into blocks of 8x8 pixels
- Run each block through an 8x8 2D-DCT
- DCT basis quantization is designer's choice!
- Internal Node Quantization is the designer's choice!
- Whole Simulation environment is given!
- Two types of MATLAB files!



Design with Verilog Use given MATLAB




Original Image





2D-DCT Implementation



IF YOU CAN IMPROVE:
BONUS!!!

Output (column-wise 8 pixels)



Truncation of the 2D-DCT output

How to make 10 bit output from the 2D DCT (8 \times 8)

Truncate 2 LSB(Least Significant Bit)
Of the DC output

10.10xx


The Largest number				

10 bit integer output of 2D-DCT

xxx10010 10xx




Input memory buffer data structure



Overall 2D DCT process

Design your 2D DCT architecture!!




- 1) Image data is stored in the input buffer !! Control the input / output memory buffers !!
- 2) Transpose Memory module is given !!!

 But, if you can optimize, BONUS !!




Output memory buffer data structure





Data IO between Verilog and MATLAB

Data format for Data IO





PSNR value tiff image file



About Project #2 Evaluation

Given Files

- Input image vectors are stored in the input buffer (8 images, 512 x 512 pixels)
- 2. MATLAB codes (Data IO, JPEG encoding / decoding)
- 3. Stimulus files, SRAM memory files, Transpose memory
- 4. Synthesis Environment

Evaluation condition

Please use minimum hardware for 2D-DCT while satisfying the minimum required PSNR value (29.5 dB)

- PSNR values of all 8 images should be over 29.5dB
- Target frequency is given as 100MHz




About Project #2 Evaluation

8 of tiff images are given. each of these should satisfy the PSNR standard.



















Project 2: 2D-DCT Design

- Submit the report and Prepare for presentation
 - Describe the 2D-DCT hardware architecture
 - Describe the memory usage of your design
 - Show timing diagrams of your 2D-DCT design
 - Show timing & area report & .v file
 - Please use report_area –hierarchy for area report
 - Check the critical path delay, Area & Power
- Presentation day: June 19th
- Describe your design in detail and show the above results
- Question TA's and toto9900@korea.ac.kr



2)Transpose Memory (TPmem.v)

- Transpose Memory for the 2D-DCT is given.
 - It is designed for 8 by 8 data blocks (1 data = BW bit)
- Bit Width
 - parameter BW in Verilog code
 - Input
 - Input data: 8xBW bit
 - Input enable : 1bit
 - Output
 - Output data: 8xBW bit
 - · Output enable: 1bit




- Positive edge triggered(CLK)
- It is made of number of registers and MUXs



2)Transpose Memory (TPmem.v)


Waveform of Transpose memory



- Row-wise data input → Column-wise data output
 Column-wise data input → Row-wise data output
- The operations should be done in the following order
 1 pair : 8 clock cycles of write → 8 clock cycles of read
- No sequential write operations over 8 clock cycles
 poperational error occurs




Project 2: 2D-DCT Design



SRAM32768x64.v SRAM model


- 1 port SRAM(Read or Write)
- Bit Width
 - Input
 - · Row Address: 11 bit
 - Column Address: 4 bit
 - Data In: 64 bit
 - Output
 - Data Out: 64bit
 - Control Signal
 - NWRT : 1bit (0 → Write, 1 → Read)
 - NCE : 1bit (0 → Enable, 1 → Disable)
- Positive Edge triggered(CLK)






SRAM32768x80.v SRAM model

- 1 port SRAM(Read or Write)
- Bit Width
 - Input
 - · Row Address: 11 bit
 - Column Address: 4 bit
 - Data In: 80 bit
 - Output
 - Data Out: 80 bit
 - Control Signal
 - NWRT : 1bit (0 → Write, 1 → Read)
 - NCE : 1bit (0 → Enable, 1 → Disable)
- Positive Edge triggered(CLK)



Signal Processing



Read Verilog output file using Matlab

```
% Load DCT output text file from verilog (512x512 pixel)
% Each pixel has 8bit data (0~255)
DCT_image_32768x1 = fopen(sprintf('DCT_image_%d.txt',image_number),'r');
DCT_image_64b = fscanf(DCT_image_32768x1.'%lx'.[32768 1]);
x=1;
for k= 1:64
           for i= 1:64
                      for i = 1 : 8
                                 DCT_image_temp(8*(k-1)+j, 8*(i-1)+1) = DCT_image_64b(x,1) / 2^56;
                                 DCT_{image_temp}(8*(k-1)+j, 8*(i-1)+2) = (DCT_{image_64b}(x,1) + (DCT_{image_64b}(x,1)/2^56)*2^56) + 2^48;
                                 DCT_{image_temp}(8*(k-1)+i.8*(i-1)+3) = (DCT_{image_64b}(x.1) + (DCT_{image_64b}(x.1)/2^48)*2^48) + 2^40;
                                 DCT_image_temp(8*(k-1)+j, 8*(i-1)+4) = (DCT_image_64b(x,1) -\frac{1}{2}(DCT_image_64b(x,1)/2^40) +\frac{1}{2}(DCT_image_64b(x,1)/2^40) +
                                 DCT_{image_temp}(8*(k-1)+j, 8*(i-1)+5) = (DCT_{image_64b}(x,1) + (DCT_{image_64b}(x,1)/2^32)*2^32) + 2^24;
                                 DCT_image_temp(8*(k-1)+j, 8*(i-1)+6) = (DCT_image_64b(x,1) -\frac{1}{2}(DCT_image_64b(x,1)/2^24) +\frac{1}{2}2^16;
                                 DCT_{inage_temp}(8*(k-1)+j, 8*(i-1)+7) = (DCT_{inage_64b(x,1)} - (DCT_{inage_64b(x,1)}/2^16)*2^16) / 2^8;
                                 DCT_{image_temp}(8*(k-1)+j, 8*(i-1)+8) = DCT_{image_64b(x,1)} + (DCT_{image_64b(x,1)/2^8})*2^8;
                                 x = x+1;
                      end
           end
end
for i = 1:512
           for i = 1:512
                      DCT_image(i,j) = typecast(uint8(DCT_image_temp(i,j)), 'int8');
           end
end
```

Coefficient Quantization in Matlab


< Top of the matlab test file >

Inside of Quantization function (func_DCTquant.m)

```
function T_quant = func_DCTquant(num_bin)
XX num_bin : The DCT Quantization bit allocation
XX Each DCT coefficients
a = 0.5*cos(pi/16);
b = 0.5*cos(2*pi/16);
c = 0.5*cos(3*pi/16);
d = 0.5*cos(4*pi/16);
e = 0.5*cos(5*pi/16);
f = 0.5*cos(6*pi/16);
g = 0.5*cos(7*pi/16);
%coefficient matrix
for i = 1:8
  for i = 1:8
      I_bi(i,j,:) = func_Dec2Bin_mag(T(i,j), num_bin);
  end
XX Again Change from Binary to Decimal number XX
*******************
for i = 1:8
  for j = 1:8
      num\_int = 0;
      J_quant(i,j) = func_Bin2Dec_mag(T_bi(i,j,:), num_int, num_bin);
```



Report_area -hierarchy (1)





Report_area -hierarchy (2)

	Global cell area		Local cell area				Hieronoles
Hierarchical cell	Absolute Total	Percent Total	Combi- national	Noncombi- national	Black boxes	Design	Hierarchy
convensc	2780.7871	100.0	0.0000	0.0000	0.0000	convensc	Top modu
STAGE[0].NUM PE[0].CONVPE	395.8402	14.2	36.1600	0.0000	0.0000	mergedPE Q5 0	Oi
STAGE[0].NUM PE[0].CONVPE/D0[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff 100	Sub modu
STAGE[0].NUM PE[0].CONVPE/D0[1]	8.6400	0.3	0.0000	8.6400	0.0000	dff 99	
STAGE[0].NUM PE[0].CONVPE/D0[2]	8.6400	0.3	0.0000	8.6400	0.0000	dff 98	
STAGE[0].NUM PE[0].CONVPE/D0[3]	8.6400	0.3	0.0000	8.6400	0.0000	dff 97	
STAGE[0].NUM PE[0].CONVPE/D0[4]	8.6400	0.3	0.0000	8.6400	0.0000	dff 96	
STAGE[0].NUM PE[0].CONVPE/D1[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff 95	
STAGE[0].NUM PE[0].CONVPE/D1[1]	8.6400	0.3	0.0000	8.6400	0.0000	dff 94	
STAGE[0].NUM PE[0].CONVPE/D1[2]	8.6400	0.3	0.0000	8.6400	0.0000	dff 93	
STAGE[0].NUM PE[0].CONVPE/D1[3]	8.6400	0.3	0.0000	8.6400	0.0000	dff 92	
STAGE[0].NUM PE[0].CONVPE/D1[4]	8.6400	0.3	0.0000	8.6400	0.0000	dff 91	
STAGE[0].NUM PE[0].CONVPE/F0[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff 104	
STAGE[0].NUM PE[0].CONVPE/F0[1]	8.6400	0.3	0.0000	8.6400	0.0000	dff 103	
STAGE[0].NUM PE[0].CONVPE/F0[2]	8.6400	0.3	0.0000	8.6400	0.0000	dff 102	
STAGE[0].NUM PE[0].CONVPE/F0[3]	8.6400	0.3	0.0000	8.6400	0.0000	dff 101	
STAGE[0].NUM PE[0].CONVPE/F0[4]	8.6400	0.3	0.0000	8.6400	0.0000	dff 0	
STAGE[0].NUM PE[0].CONVPE/PEMERGE		8.3	149.1200	0.0000	0.0000	PE merged B5 0	
STAGE[0].NUM PE[0].CONVPE/PEMERGH		0.0	143.1100	0.0000	0.0000	12_mo190a_20_0	
2111012[0].mon_112[0].com(112,1121121.co	80.9600	2.9	1.2800	0.0000	0.0000	PE B5 0	
STAGE[0].NUM PE[0].CONVPE/PEMERGE		2.5	1.0000	0.0000	0.0000	12_20_0	
	6.7200	0.2	6.7200	0.0000	0.0000	add sub half 0	
STAGE[0].NUM PE[0].CONVPE/PEMERGE				0.0000	0.0000	ddd_5db_11d11_0	
2 110 2 [0] 1 10 1 _ 1 2 [0] 1 0 0 1 1 2	18.2400	0.7	18.2400	0.0000	0.0000	add sub full 0	
STAGE[0].NUM PE[0].CONVPE/PEMERGE							
2111012[0].mon_r1[0].com	18.2400	0.7	18.2400	0.0000	0.0000	add sub full 27	
STAGE[0].NUM PE[0].CONVPE/PEMERGE				0.0000	3.0000		
	18.2400	0.7	18.2400	0.0000	0.0000	add_sub_full_26	
STAGE[0].NUM PE[0].CONVPE/PEMERGE				0.0000	3.0000		
	18.2400	0.7	18.2400	0.0000	0.0000	add sub full 25	
STAGE[0].NUM PE[1].CONVPE	388.8002	14.0	29.1200	0.0000	0.0000	mergedPE_Q5_6	Sub modu
	500.0002	14.0	67.1600	0.0000	5.0000	mordearn 50 0	JUD HIVUU

