


Project #2

2D DCT Design in JPEG Image Compression



DCT based image compression process




DCT based image compression process




DCT based image compression process



Spatial domain



Frequency domain



After Quantization

Project #2


Please make a hardware
for **2D DCT operations** in
JPEG Compression

Project #2

JPEG CODEC Architecture

MATLAB is given

Need to do the Verilog coding !



MATLAB environments are given including Data IO
between Verilog and MATLAB simulation

Discrete Cosine Transform

What is Discrete Cosine Transform?

$$X(k) = e(k) \sum_{n=0}^{N-1} x(n) \cos\left[\frac{(2n+1)\pi k}{2N}\right], \quad k = 0, 1, \dots, N-1$$

$$e(k) = \begin{cases} \frac{1}{\sqrt{2}}, & \text{if } k = 0, \\ 1, & \text{otherwise.} \end{cases}$$

ex) 8-point DCT presented in matrix multiplication


$$\begin{bmatrix} X(0) \\ X(1) \\ X(2) \\ X(3) \\ X(4) \\ X(5) \\ X(6) \\ X(7) \end{bmatrix} = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 & c_9 & c_{11} & c_{13} & c_{15} \\ c_2 & c_6 & c_{10} & c_{14} & c_{18} & c_{22} & c_{26} & c_{30} \\ c_3 & c_9 & c_{15} & c_{21} & c_{27} & c_1 & c_7 & c_{13} \\ c_4 & c_{12} & c_{20} & c_{28} & c_4 & c_{12} & c_{20} & c_{28} \\ c_5 & c_{15} & c_{25} & c_3 & c_{13} & c_{23} & c_1 & c_{11} \\ c_6 & c_{18} & c_{30} & c_{10} & c_{22} & c_2 & c_{14} & c_{26} \\ c_7 & c_{21} & c_3 & c_{17} & c_{31} & c_{13} & c_{27} & c_9 \end{bmatrix} \begin{bmatrix} x(0) \\ x(1) \\ x(2) \\ x(3) \\ x(4) \\ x(5) \\ x(6) \\ x(7) \end{bmatrix}$$

where $c_i = \frac{1}{2} \times \cos \frac{i\pi}{16}$

Discrete Cosine Transform

Original Image


First Block




512 (= 8 x 16)

Last Block


8x8 image



1D DCT
(Row DCT)



2D DCT
(Column DCT)



2D DCT Output

Discrete Cosine Transform

DCT:

$$X(k) = e(k) \sum_{n=0}^{N-1} x(n) \cos\left[\frac{(2n+1)\pi k}{2N}\right], \quad k = 0, 1, \dots, N-1$$

$Z = TX^t$ **Note the symmetry of the DCT coef. matrix**

$$T = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 & -c_7 & -c_5 & -c_3 & -c_1 \\ c_2 & c_6 & -c_6 & -c_2 & -c_2 & -c_6 & c_6 & c_2 \\ c_3 & -c_7 & -c_1 & -c_5 & c_5 & c_1 & c_7 & -c_3 \\ c_4 & -c_4 & -c_4 & c_4 & c_4 & -c_4 & -c_4 & c_4 \\ c_5 & -c_1 & c_7 & c_3 & -c_3 & -c_7 & c_1 & -c_5 \\ c_6 & -c_2 & c_2 & -c_6 & -c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 & c_1 & -c_3 & c_5 & -c_7 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \\ x_7 \end{bmatrix}$$


$$\begin{aligned} C_0 &= 0.5000000000000000 \\ C_1 &= 0.490392640201615 \\ C_2 &= 0.461939766255643 \\ C_3 &= 0.415734806151273 \\ C_4 &= 0.353553390593274 \\ C_5 &= 0.277785116509801 \\ C_6 &= 0.191341716182545 \\ C_7 &= 0.097545161008064 \end{aligned}$$

Quantization is decided by student

$$c_k = \frac{1}{2} \times \cos \frac{k\pi}{16}$$

Project #2

JPEG CODEC Architecture



2D DCT

Large quantization bit-width,
Large Area, Large Power



Good image !



PSNR : 36.5 dB

Small quantization bit-width,
Small Area, Small Power




Poor image !



PSNR : 24.6 dB

Project #2

For Image Quality Measure: PSNR !



$$MSE = \frac{\sum_{M,N} [I_1(m,n) - I_2(m,n)]^2}{M * N}$$

$$PSNR = 10 \log_{10} \left(\frac{R^2}{MSE} \right)$$

where $M, N = 512, R = 255$.



PSNR : 36.5 dB



PSNR : 24.6 dB

PSNR Measure Process is already in the Matlab code

Project #2

**Please design a lowest cost
(minimum area and minimum power)
2D DCT hardware while satisfying the
PSNR value of **29.5 dB** !**

Some Design Tips ?

Project HINTS: Simplification ?

DCT:

$$X(k) = e(k) \sum_{n=0}^{N-1} x(n) \cos\left[\frac{(2n+1)\pi k}{2N}\right], \quad k = 0, 1, \dots, N-1$$

$$Z = TX^t$$

Note the symmetry of the DCT coef. matrix

$$T = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 & -c_7 & -c_5 & -c_3 & -c_1 \\ c_2 & c_6 & -c_6 & -c_2 & -c_2 & -c_6 & c_6 & c_2 \\ c_3 & -c_7 & -c_1 & -c_5 & c_5 & c_1 & c_7 & -c_3 \\ c_4 & -c_4 & -c_4 & c_4 & c_4 & -c_4 & -c_4 & c_4 \\ c_5 & -c_1 & c_7 & c_3 & -c_3 & -c_7 & c_1 & -c_5 \\ c_6 & -c_2 & c_2 & -c_6 & -c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 & c_1 & -c_3 & c_5 & -c_7 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \\ x_7 \end{bmatrix}$$

$$c_k = \frac{1}{2} \times \cos \frac{k\pi}{16}$$

Even DCT


$$\begin{bmatrix} z_0 \\ z_2 \\ z_4 \\ z_6 \end{bmatrix} = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ c_2 & c_6 & -c_6 & -c_2 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_6 & -c_2 & c_2 & -c_6 \end{bmatrix} \begin{bmatrix} x_0 + x_7 \\ x_1 + x_6 \\ x_2 + x_5 \\ x_3 + x_4 \end{bmatrix}$$

Odd DCT

$$\begin{bmatrix} z_1 \\ z_3 \\ z_5 \\ z_7 \end{bmatrix} = \begin{bmatrix} c_1 & c_3 & c_5 & c_7 \\ c_3 & -c_7 & -c_1 & -c_5 \\ c_5 & -c_1 & c_7 & c_3 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} x_0 - x_7 \\ x_1 - x_6 \\ x_2 - x_5 \\ x_3 - x_4 \end{bmatrix}$$

Sub-expression (Computation) Sharing ?


$$T = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 & c_4 \\ c_1 & c_3 & c_5 & c_7 & -c_7 & -c_5 & -c_3 & -c_1 \\ c_2 & c_6 & -c_6 & -c_2 & -c_2 & -c_6 & c_6 & c_2 \\ c_3 & -c_7 & -c_1 & -c_5 & c_5 & c_1 & c_7 & -c_3 \\ c_4 & -c_4 & -c_4 & c_4 & c_4 & -c_4 & -c_4 & c_4 \\ c_5 & -c_1 & c_7 & c_3 & -c_3 & -c_7 & c_1 & -c_5 \\ c_6 & -c_2 & c_2 & -c_6 & -c_6 & c_2 & -c_2 & c_6 \\ c_7 & -c_5 & c_3 & -c_1 & c_1 & -c_3 & c_5 & -c_7 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \\ x_7 \end{bmatrix}$$



Multiple fixed Coefficients exist !!!

→ **Low Power & Area DCT architecture.**


Project HINTS: Sensitivity Differences



Project HINTS: Sensitivity Differences



High frequency
change !




Low frequency
change !

Project 2 Process

A simple JPEG compressor:

- Cut an image up (512x512) into blocks of 8x8 pixels
- Run each block through an 8x8 2D-DCT
- DCT basis quantization is designer's choice !
- Internal Node Quantization is the designer's choice !
- Whole Simulation environment is given !
- Two types of MATLAB files !




Design with Verilog
Use given MATLAB


Discrete Cosine Transform

Original Image


First Block




8x8 image



1D DCT
(Row DCT)




2D DCT
(Column DCT)



2D DCT Output

2D-DCT Implementation



Input
(row-wise 8 pixels)

1st WRITE	X _{1,1}	X _{1,2}	X _{1,3}	X _{1,4}	X _{1,5}	X _{1,6}	X _{1,7}	X _{1,8}
2nd WRITE	X _{2,1}	X _{2,2}	X _{2,3}	X _{2,4}	X _{2,5}	X _{2,6}	X _{2,7}	X _{2,8}
3rd WRITE	X _{3,1}	X _{3,2}	X _{3,3}	X _{3,4}	X _{3,5}	X _{3,6}	X _{3,7}	X _{3,8}
4th WRITE	X _{4,1}	X _{4,2}	X _{4,3}	X _{4,4}	X _{4,5}	X _{4,6}	X _{4,7}	X _{4,8}
5th WRITE	X _{5,1}	X _{5,2}	X _{5,3}	X _{5,4}	X _{5,5}	X _{5,6}	X _{5,7}	X _{5,8}
6th WRITE	X _{6,1}	X _{6,2}	X _{6,3}	X _{6,4}	X _{6,5}	X _{6,6}	X _{6,7}	X _{6,8}
7th WRITE	X _{7,1}	X _{7,2}	X _{7,3}	X _{7,4}	X _{7,5}	X _{7,6}	X _{7,7}	X _{7,8}
8th WRITE	X _{8,1}	X _{8,2}	X _{8,3}	X _{8,4}	X _{8,5}	X _{8,6}	X _{8,7}	X _{8,8}
1st READ								
2nd READ								
3rd READ								
4th READ								
5th READ								
6th READ								
7th READ								
8th READ								

Output
(column-wise 8 pixels)

Transpose memory Verilog
module is given !

IF YOU CAN IMPROVE :
BONUS !!!

Truncation of the 2D-DCT output

How to make 10 bit output from the 2D DCT (8 x 8)

Truncate 2 LSB(Least Significant Bit)
Of the DC output


xxx100|10.10xx
10 bit

The Largest number							

10 bit integer output of 2D-DCT


xxx10010|10xx

Input memory buffer data structure



Overall 2D DCT process


Design your 2D DCT architecture !!



1) Image data is stored in the input buffer !!
Control the input / output memory buffers !!


2) Transpose Memory module is given !!!
But, if you can optimize, BONUS !!

Output memory buffer data structure



Data IO between Verilog and MATLAB

- Data format for Data IO




```
integer f;
integer i;

initial
begin
    f = $fopen("DCT_image_1.txt","w");

    @(negedge reset); //Wait for reset to be released
    @(posedge clk);   //Wait for first clock out of reset

    for (i = 0; i<32768; i=i+1)
    begin
        write[i] <= TEST.memory.Mem[i];
        $display("DATA %x", TEST.memory.Mem[i]);
        $fwrite(f,"%x\n", TEST.memory.Mem[i]);
    end

    #100
    $fclose(f);
    $finish;
end
```



PSNR value
tiff image file

About Project #2 Evaluation

Given Files

1. Input image vectors are stored in the input buffer (8 images, 512 x 512 pixels)
2. MATLAB codes (Data IO, JPEG encoding / decoding)
3. Stimulus files, SRAM memory files, Transpose memory
4. Synthesis Environment


Evaluation condition

Please use **minimum hardware** for 2D-DCT while satisfying the **minimum required PSNR value (29.5 dB)**

- PSNR values of all 8 images should be over 29.5dB
- Target frequency is given as 100MHz

About Project #2 Evaluation

8 of tiff images are given.
each of these should satisfy the PSNR standard.



Project 2: 2D-DCT Design

- **Submit the report and Prepare for presentation**
 - Describe the 2D-DCT hardware architecture
 - Describe the memory usage of your design
 - Show timing diagrams of your 2D-DCT design
 - Show timing & area report & .v file
 - Please use report_area –hierarchy for area report
 - Check the critical path delay, Area & Power
- **Presentation day : June 19th**
 - Describe your design in detail and show the above results
- **Question – TA's and toto9900@korea.ac.kr**

2)Transpose Memory (TPmem.v)

- Transpose Memory for the 2D-DCT is given.
 - It is designed for 8 by 8 data blocks (1 data = **BW** bit)

- Bit Width


- parameter **BW** in Verilog code

- Input

- Input data: 8x**BW** bit
 - Input enable : 1bit

- Output


- Output data: 8x**BW** bit
 - Output enable : 1bit



- Positive edge triggered(CLK)
 - It is made of number of registers and MUXs

2)Transpose Memory (TPmem.v)


- Waveform of Transpose memory



- Row-wise data input → Column-wise data output
Column-wise data input → Row-wise data output
- The operations should be done in the following order
1 pair : 8 clock cycles of write → 8 clock cycles of read
- No sequential write operations over 8 clock cycles
→ operational error occurs

Project 2: 2D-DCT Design

Waveform of the 2D DCT architecture !!



SRAM32768x64.v SRAM model

- 1 port SRAM(Read or Write)

- Bit Width

- Input

- Row Address : 11 bit
 - Column Address : 4 bit
 - Data In : 64 bit


- Output

- Data Out : 64bit

- Control Signal

- NWRT : 1bit (0 → Write, 1 → Read)
 - NCE : 1bit (0 → Enable, 1 → Disable)

- Positive Edge triggered(CLK)



SRAM32768x80.v SRAM model

- 1 port SRAM(Read or Write)

- Bit Width

- Input

- Row Address : 11 bit
 - Column Address : 4 bit
 - Data In : 80 bit


- Output

- Data Out : 80 bit

- Control Signal

- NWRT : 1bit (0 → Write, 1 → Read)
 - NCE : 1bit (0 → Enable, 1 → Disable)

- Positive Edge triggered(CLK)



Read Verilog output file using Matlab

```
% Load DCT output text file from verilog (512x512 pixel)
% Each pixel has 8bit data (0~255)
DCT_image_32768x1 = fopen(sprintf('DCT_image_%d.txt',image_number),'r');
DCT_image_64b = fscanf(DCT_image_32768x1,'%lx',[32768 1]);

x=1;
for k= 1:64
    for i= 1:64
        for j = 1 : 8
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+1 ) = DCT_image_64b(x,1) / 2^56;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+2 ) = (DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^56)*2^56) / 2^48;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+3 ) = (DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^48)*2^48) / 2^40;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+4 ) = (DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^40)*2^40) / 2^32;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+5 ) = (DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^32)*2^32) / 2^24;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+6 ) = (DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^24)*2^24) / 2^16;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+7 ) = (DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^16)*2^16) / 2^8;
            DCT_image_temp( 8*(k-1)+j , 8*(i-1)+8 ) = DCT_image_64b(x,1) - (DCT_image_64b(x,1)/2^8)*2^8;
            x = x+1;
        end
    end
end

for j = 1:512
    for i = 1:512
        DCT_image(i,j) = typecast(uint8(DCT_image_temp(i,j)),'int8');
    end
end
```

Coefficient Quantization in Matlab


< Top of the matlab test file >

```
%-----Generation of DCT Bases Vector Matrix -----  
  
% The number of Bits for Quantization  
% You can "adjust this number" to improve the qualities of images.  
  
DCT_quantization_bit = 4; ← You can change this number if you need  
T = func_DCTquant(DCT_quantization_bit);
```

Inside of Quantization function
(func_DCTquant.m)

```
function T_quant = func_DCTquant(num_bin)  
%% num_bin : The DCT Quantization bit allocation  
%% Each DCT coefficients  
a = 0.5*cos(pi/16);  
b = 0.5*cos(2*pi/16);  
c = 0.5*cos(3*pi/16);  
d = 0.5*cos(4*pi/16);  
e = 0.5*cos(5*pi/16);  
f = 0.5*cos(6*pi/16);  
g = 0.5*cos(7*pi/16);  
%coefficient matrix  
T=[ d d d d d d d d;  
    a c e g -e -c -a;  
    b f -f -b -b -f f b;  
    c -g -a -e e a g -c;  
    d -d -d d d -d -d d;  
    e -a g c -c -g a -e;  
    f -b b -f -f b -b f;  
    g -e c -a a -c e -g];  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%  
%% Change from Decimal to Binary number %%  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%  
for i = 1:8  
    for j = 1:8  
        T_bi(i,j,:) = func_Dec2Bin_mag(T(i,j), num_bin);  
    end  
end  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%  
%% Again Change from Binary to Decimal number %%  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%  
for i = 1:8  
    for j = 1:8  
        num_int = 0;  
        T_quant(i,j) = func_Bin2Dec_mag(T_bi(i,j,:), num_int, num_bin);  
    end  
end
```

Report_area –hierarchy (1)



0:00:07 2775.7 0.01 0.0 0.0
0:00:07 2775.7 0.01 0.0 0.0
0:00:07 2775.7 0.01 0.0 0.0
0:00:07 2775.7 0.01 0.0 0.0
0:00:07 2780.8 0.00 0.0 0.0
Loading db file '/home/dk/mpw1402/update_140807/DIGITAL/CB_1402_v1/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N
Loading db file '/home/dk/mpw1402/update_140807/DIGITAL/CB_1402_v1/IO/synopsys/ss65lp3p3v_typ_120_330_p025.db'
Optimization Complete

1
Current design is 'convenSC'.
design_vision-xg-t> report_area -hierarchy
----- Updating design information (UID=85)

Report : area
Design : convenSC
Version: Z-2007.03-SP4
Date : Wed May 18 20:58:19 2016

Library(s) Used:

scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (File: /home/dk/mpw1402/update_140807/DIGITAL/CB_1402_v1/PRIMITIVE/sec100226_0042_S
Number of ports: 52
Number of nets: 80
Number of cells: 7
Number of references: 7

Combinational area: 1870.400022
Noncombinational area: 910.400033
Net Interconnect area: undefined (No wire load specified)

Total cell area: 2780.800049
Total area: undefined

Hierarchical area distribution

Reports hierarchical area of 2D-DCT
➔ The area of only 2D-DCT is shown

Report_area –hierarchy (2)

Hierarchical area distribution

Hierarchical cell	Global cell area		Local cell area			Design
	Absolute Total	Percent Total	Combi-national	Noncombi-national	Black boxes	
convenSC	2780.7871	100.0	0.0000	0.0000	0.0000	convenSC
STAGE[0].NUM_PE[0].CONVPE	395.8402	14.2	36.1600	0.0000	0.0000	mergedPE_Q5_0
STAGE[0].NUM_PE[0].CONVPE/D0[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff_100
STAGE[0].NUM_PE[0].CONVPE/D0[1]	8.6400	0.3	0.0000	8.6400	0.0000	dff_99
STAGE[0].NUM_PE[0].CONVPE/D0[2]	8.6400	0.3	0.0000	8.6400	0.0000	dff_98
STAGE[0].NUM_PE[0].CONVPE/D0[3]	8.6400	0.3	0.0000	8.6400	0.0000	dff_97
STAGE[0].NUM_PE[0].CONVPE/D0[4]	8.6400	0.3	0.0000	8.6400	0.0000	dff_96
STAGE[0].NUM_PE[0].CONVPE/D1[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff_95
STAGE[0].NUM_PE[0].CONVPE/D1[1]	8.6400	0.3	0.0000	8.6400	0.0000	dff_94
STAGE[0].NUM_PE[0].CONVPE/D1[2]	8.6400	0.3	0.0000	8.6400	0.0000	dff_93
STAGE[0].NUM_PE[0].CONVPE/D1[3]	8.6400	0.3	0.0000	8.6400	0.0000	dff_92
STAGE[0].NUM_PE[0].CONVPE/D1[4]	8.6400	0.3	0.0000	8.6400	0.0000	dff_91
STAGE[0].NUM_PE[0].CONVPE/F0[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff_104
STAGE[0].NUM_PE[0].CONVPE/F0[1]	8.6400	0.3	0.0000	8.6400	0.0000	dff_103
STAGE[0].NUM_PE[0].CONVPE/F0[2]	8.6400	0.3	0.0000	8.6400	0.0000	dff_102
STAGE[0].NUM_PE[0].CONVPE/F0[3]	8.6400	0.3	0.0000	8.6400	0.0000	dff_101
STAGE[0].NUM_PE[0].CONVPE/F0[4]	8.6400	0.3	0.0000	8.6400	0.0000	dff_0
STAGE[0].NUM_PE[0].CONVPE/PEMERGE	230.0801	8.3	149.1200	0.0000	0.0000	PE_merged_B5_0
STAGE[0].NUM_PE[0].CONVPE/PEMERGE/MOD_PE	80.9600	2.9	1.2800	0.0000	0.0000	PE_B5_0
STAGE[0].NUM_PE[0].CONVPE/PEMERGE/MOD_PE/B0	6.7200	0.2	6.7200	0.0000	0.0000	add_sub_half_0
STAGE[0].NUM_PE[0].CONVPE/PEMERGE/MOD_PE/PE_WIRING[1].B1	18.2400	0.7	18.2400	0.0000	0.0000	add_sub_full_0
STAGE[0].NUM_PE[0].CONVPE/PEMERGE/MOD_PE/PE_WIRING[2].B1	18.2400	0.7	18.2400	0.0000	0.0000	add_sub_full_27
STAGE[0].NUM_PE[0].CONVPE/PEMERGE/MOD_PE/PE_WIRING[3].B1	18.2400	0.7	18.2400	0.0000	0.0000	add_sub_full_26
STAGE[0].NUM_PE[0].CONVPE/PEMERGE/MOD_PE/PE_WIRING[4].B1	18.2400	0.7	18.2400	0.0000	0.0000	add_sub_full_25
STAGE[0].NUM_PE[1].CONVPE	388.8002	14.0	29.1200	0.0000	0.0000	mergedPE_Q5_6
STAGE[0].NUM_PE[1].CONVPE/D0[0]	8.6400	0.3	0.0000	8.6400	0.0000	dff_85

Hierarchy
Top module
Sub module1

Sub module2