
# Real Time Imaging


State Machine on NEXYS 4

IOANNIS TSAGKATAKIS KARIM BOTROS







#### The state machine



# sm\_decoder





## State Machine Encoding


```
architecture sm_decoder_impl of sm_decoder is
                                                  ISTATE
   -- STATE ENCODINGS
  constant STATE1 : std logic vector(4 downto 0) := "001" &
  constant STATE2: std logic vector(4 downto 0) := "010" & "00";
  constant STATE3 : std logic vector(4 downto 0) := "011" & "01";
  constant STATE4 : std_logic_vector(4 downto 0) := "100" & "11";
  constant STATE5 : std logic vector(4 downto 0) := "101" & "00";
                                                            sm decoder
  signal CUR_STATE : std_logic_vector(4 downto 0);
begin
                                                                                ISTATE(2:0)
-- Hard wires
                                                           В
S1 <= CUR_STATE(0);
                                                         CLK
                                                                                S1
S2 <= CUR STATE(1);
                                                          EN
ISTATE <= CUR_STATE(4 downto 2);
                                                       RESET
                                                                                S2
                                                              ST MACH
```




## Operation


- Input
  - Switch A
  - Switch B
  - RESET
  - ENABLE Btn

- Output
  - S1 & S2
    - 2 right leds
    - 3color led
  - Internal State
    - 5 left leds
    - 7 Segment disp.




#### The Output Leds Driver






#### The RGB Led Driver





# The & Segment Driver





#### **Demo Time**

#### Code on Github

https://github.com/jtsagata/nexys4\_sm\_lab