


# تراشه‌های منطقی برنامه‌پذیر


# مدارهای دیجیتال




# Simple PLD (SPLD)

- برای پیاده سازی مدارهای ترتیبی معمولاً در خروجی، **FF** قرار دارد.


PAL16R8




# PAL 16R8




# CPLD




# بخشی از CPLD



# ساختار FPGA



# Logic Cell




**LUT: Lookup Table**

**Flip-flop: typically DFF (in some devices programmable into D-latch or TFF)**




# LUT




Using a lookup table (LUT) to model a gate network.

**Bitstream: 0010001000101111**


# Another Type of Logic Cell



# Spartan Logic Cell




# Programmable Switch Matrix (PSM)




**SRAM cells: contents in the bitstream** ☐


# SRAM-Based FPGA (Field Programmable Gate Array)




# Design Cycle for FPGAs



# FPGA Placement & Routing



# FPGA Placement & Routing





# Modern FPGA Architecture

