
تراشههاي منطقي برنامهپذير

مدارهای دیجیتال




Simple PLD (SPLD)


• برای پیاده سازی مدارهای ترتیبی معمولاً در خروجی، $\mathbf{F}\mathbf{F}$ قرار دارد.

VCC CP 1 PAL16R8 AND OR GATE ARRAY I 🔽 **| 8** l 😉 V_{SS} 10


PAL 16R8




CPLD




بخشی از CPLD



ساختار FPGA




Logic Cell



LUT: Lookup Table

Flip-flop: typically DFF (in some devices programmable into D-latch or TFF)

LUT





RAM Contents				
Address				Data
Α	В	С	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Using a lookup table (LUT) to model a gate network.


Bitstream: 0010001000101111

Another Type of Logic Cell







Programmable Switch Matrix (PSM)




SRAM cells: contents in the bitstream




Design Cycle for FPGAs



FPGA Placement & Routing



FPGA Placement & Routing



switches

logic

blocks

Modern FPGA Architecture

