
# Building Blocks: Tri-State Buffer Decoder Encoder

## Tri-State (Output Enable) Gate


- Tri-State (Three-State) Inverter:
  - The output is the NOT of input if the Enable input is HIGH.
  - Else output is Hi-Impedance (Hi-Z)

Unconnected




**Enable** 

Tri-State Buffer:




#### **Active Low Input**

Tri-State Buffer with Active Low Enable:



Tri-state BUF, EN low

Tri-State Inverter with Active Low Enable:




Tri-state INV, EN low

# **Decoder Description**

- Binary decoder is a very common combinational circuit used as a building block for:
  - Implementing general logic
  - Making larger circuits such as Read-Only Memories (ROM)
  - Steering logic in large designs (also called glue logic)
  - Can be found in n-to-2<sup>n</sup> denominations
    - > e.g., 2-to-4, 3-to-8, etc.
  - For simplicity, will be called "decoder"


#### A 3-to-8 Decoder



Е	A	В	С	$O_0$	01	02	<b>O</b> <sub>3</sub>	<b>O</b> <sub>4</sub>	<b>O</b> <sub>5</sub>	<b>O</b> <sub>6</sub>	<b>O</b> <sub>7</sub>
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1


- Each decoder output is a minterm:
- Any combinational circuit can be constructed using decoders and OR gates

#### **Decoder Internal Circuit**



#### **Design Using Decoder**

- Basic Idea:
  - A decoder can be used to implement any combinational circuit (reminder: each decoder output is a minterm)




## Inputs/Outputs Can Be Active Low


#### Decoder with


- Active Low Enable
- Active Low Outputs

G	A	В	Y <sub>0</sub>	<b>Y</b> <sub>1</sub>	Y <sub>2</sub>	<b>Y</b> <sub>3</sub>
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0




#### 74x139 dual 2-to-4 decoder






In	puts		Outputs						
G_L	В	Α	Y3_L	Y2_L	Y1_L	Y0_L			
1	X	X	1	1	1	1			
0	0	0	1	1	1	0			
0	0	1	1	1	0	1			
0	1	0	1	0	1	1			
0	1	1	0	1	1	1			

#### 74x138 3-8 Decoder




		Inputs							Out	puts			
G1	G2A_L	G2B_L	С	В	Α	Y7_L	Y6_L	Y5_L	Y4_L	Y3_L	Y2_L	Y1_L	Y0_L
0	х	X	x	x	x	1	1	1	1	1	1	1	1
X	1	X	X	X	x	1	1	1	1	1	1	1	1
X	X	1	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	1	1	1	1	1	1	0
1	0	0	0	0	1	1	1	1	1	1	1	0	1
1	0	0	0	1	0	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	0	0	1	1	1	0	1	1	1	1
1	0	0	1	0	1	1	1	0	1	1	1	1	1
1	0	0	1	1	0	1	0	1	1	1	1	1	1
1	0	0	1	1	1	0	1	1	1	1	1	1	1

#### 74x138 3-8 Decoder



#### **Application: Device Selection**

- Normally, gate outputs cannot be tied together
  - Have to use tri-state buffers to do that
  - Have to make sure the buffers are not on simultaneously
  - Can use a decoder to control the buffers
- Example: a decoder and 8 tri-state buffers are used to share a single line among 8 devices
- The decoder guarantees that no two buffers are on simultaneously
- Some decoders have built-in tri-state outputs





#### **Larger Decoders?**

Can build a decoder by using smaller decoders

> Example: a 4-to-16 based on two 3-to-8

decoders






#### **Decoders**

➤ How to build a 5-32 decoder by using 4-16 and 2-4 decoders?

#### **Decoders**


- Decoder: a more general term
  - Our focus was on "binary decoders"

#### 7-Segment Decoder




- Seven-segment display:

  - ➤ 1 means "on", 0 means "off"
  - ➤ Display digit "3"?
    - ➤ Set a, b, c, d, g to 1
    - ➤ Set e, f to 0



#### 7-Segment Decoder



#### 7-Segment Decoder

#### 7-Segment Decoder:

- ➤Input is a 4-bit BCD code → 4 inputs (A, B, C, D).
- ➤ Output is a 7-bit code (a,b,c,d,e,f,g) that allows for the decimal equivalent to be displayed.


#### Example:

- ►Input: 0000<sub>BCD</sub>
- ➤Output: 1111110 (a=b=c=d=e=f=1, g=0)

# **BCD-to-7Segment Truth Table**

Digit	ABCD	abcdefg
0	0000	1111110
1	0001	0110000
2	0010	1101101
3	0011	1111001
4	0100	0110011
5	0101	1011011
6	0110	<b>X</b> 011111
7	0111	11100X0

Digit	ABCD	abcdefg
8	1000	1111111
9	1001	111X011
	1010	XXXXXXX
	1011	XXXXXXX
	1100	XXXXXXX
	1101	XXXXXXX
	1110	XXXXXXX
	1111	XXXXXXX




# Encoder


#### **Encoder**

#### Encoder:

- The reverse operation of a decoder
- Has 2<sup>n</sup> input lines and n output lines
- The output lines generate the binary equivalent of the input line whose value is 1



#### **Encoder**



# **Encoder Circuit Design**

#### Example:


> 8-3 Binary Encoder

				Outputs						
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$A_0 = D_1 + D_3 + D_5 + D_7$$
  
 $A_1 = D_2 + D_3 + D_6 + D_7$   
 $A_2 = D_4 + D_5 + D_6 + D_7$ 

#### **Encoder Circuit**

#### With Enable



With Acknowledge

# **Encoder Design Issues**

- The previous design has a major problem:
  - Only one input can be active at any given time
  - ➤ If two inputs are active simultaneously, the output produces an undefined combination
    - $\triangleright$  (for example, if D<sub>3</sub> and D<sub>6</sub> are 1 simultaneously, the output of the encoder will be 111.

$$A_0 = D_1 + D_3 + D_5 + D_7$$
  
 $A_1 = D_2 + D_3 + D_6 + D_7$   
 $A_2 = D_4 + D_5 + D_6 + D_7$ 

May still be fine in particular applications! Example: next slide

# **Encoder Application Example**


- Multiple contestant switch board
- Contestants have to push their buttons if they know the answer
- The winner's number will be shown
- One input from each contestant to the encoder
- Problems: too many inputs, small chance for simultaneous pushes


# **Priority Encoder**


Multiple asserted inputs are allowed; one has priority over all others.

	Inp	outs	Outputs					
D <sub>3</sub>	$\mathbf{D}_2$	<b>D</b> <sub>1</sub>	<b>D</b> ₀	<b>A</b> <sub>1</sub>	A <sub>0</sub>	٧		
0	0	0	0	X	X	0		
0	0	0	1	0	0	1		
0	0	1	X	0	1	1		
0	1	X	X	1	0	1		
1	X	X	X	1	1	1		

# K-Maps








# 8-3 Priority Encoder

Ao	A,	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	Zo	Z,	Z2	NR
0	0	0	0	0	0	0	0	X	X	X	1
X	X	X	X	X	X	X	1	1	1	1	0
X	X	X	X	X	X	1	0	1	1	0	0
X	X	X	X	X	1	0	0	1	0	1	0
X	X	X	X	1	0	0	0	1	0	0	0
X	X	X	1	0	0	0	0	0	1	1	0
X	X	1	0	0	0	0	0	0	1	0	0
X	1	0	0	0	0	0	0	0	0	1	0
1	0	0	0	0	0	0	0	0	0	0	0


#### **Priority Encoder: Application**



#### 74x148

#### Features:

- Inputs and outputs are active low
- El must be asserted for any of its outputs to be asserted
- ➢ GS is asserted when the device is enabled and one or more of the request inputs is asserted ("Group Select" or "Got Something")
- ➤ EO is an enable output designed to be connected to the EI input of another '148 that handles lower-priority requests
  - It is asserted if EI is asserted but no request input is asserted; thus, a lower-priority '148 may be enabled



#### 74x148 Truth Table

				Input	s					(	Output	's	
/EI	/10	/11	/12	/13	/14	/15	/16	/17	/A2	/A1	/A0	/GS	/EO
1	X	X	X	X	X	X	X	X	1	1	1	1	1
0	X	X	X	X	X	X	X	0	0	0	0	0	1
0	X	X	X	X	X	X	0	1	0	0	1	0	1
0	X	X	X	X	X	0	1	1	0	1	0	0	1
0	X	X	X	X	0	1	1	1	0	1	1	0	1
0	X	X	X	0	1	1	1	1	1	0	0	0	1
0	X	X	0	1	1	1	1	1	1	0	1	0	1
0	X	0	1	1	1	1	1	1	1	1	0	0	1
0	0	1	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0