

Programable Logic Circuts

Lab 03

Sølve Kjelseth

September 5, 2025

0. Introduction

This is the third report in this course, detailing the completion of the third lab exercise. With the purpose is to investigate latches, flip-flops, and registers.

Note: The VHDL and L^AT_EX code is open source [github link](#).

0.0. Table of Contents

1. Part 1	5
1.0.Code	5
1.1.RTL	6
1.2.Results	6
2. Part 2	7
2.0.Code	7
2.1.RTL	9
2.2.Results	9
3. Part 3	11
3.0.Code	11
3.1.RTL	11
3.2.Results	11
4. Part 4	13
4.0.Code	13
4.1.RTL	15
4.2.Results	15
5. Part 5	17
5.0.Solving	17
5.1.Code	19
5.2.RTL	23
5.3.Results	24

0.1. List of Figures

Code 1.0: Code with equal function to the one included in the task	5
Figure 1.0: RTL for the TLE	6
Figure 1.1: Simulation results	6
Code 2.0: Simple D-latch with a small I/O mistake	7
Code 2.1: TLE importing a D-latch	8
Code 2.2: General D-latch component	8
Figure 2.0: TLE with a D-latch component	9
Figure 2.1: The D-latch component expanded	9
Figure 2.2: Simulation of the first D-latch with the I/O mistake	9
Figure 2.3: D-latch on the FPGA using a component works as expected	10
Code 3.0: TLE using two instances of a D-latch	11
Figure 3.0: RTL of the TLE with two instances	11
Figure 3.1: D-flip-flop on the FPGA using two D-latches works as expected . .	12
Code 4.0: TLE of a circuit to compare different data storage	13
Code 4.1: Code with equal function to the one included in the task	14
Code 4.2: Behavioural code for a D-flip-flop	14
Figure 4.0: RTL of the TLE with all three instances	15
Figure 4.1: D-flip-flop and D-latches	16
Figure 5.0: 7 segment FPGA bit order	17
Code 5.0: TLE code for Part 5	19
Code 5.1: The Display component used in the TLE	20
Code 5.2: The Decoder component used in the Display component	21
Code 5.3: The Register component used in the TLE	22
Figure 5.1: RTL of the TLE	23
Figure 5.2: RTL of registry used in the TLE	23
Figure 5.3: RTL of the Display component with two decoder instances	24
Figure 5.4: Results of part 5	25

0.2. List of Tables

5.0	Output values for decoder based on input	18
-----	--	----

1. Part 1

The purpose of this task was to examine the structure of the code, both to see how it was synthesized and also to simulate it to see if it was working.

1.0. Code

Code 1.0: Code with equal function to the one included in the task

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L03P01 is
5     port(Clk, R, S : in  std_logic;
6           Q         : out std_logic);
7 end L03P01;
8
9 architecture structural of L03P01 is
10    signal R_g, S_g, Qa, Qb : std_logic;
11    attribute keep : boolean;
12    attribute keep of R_g, S_g, Qa, Qb : signal is true;
13 begin
14     R_g <= R and Clk;
15     S_g <= S and Clk;
16     Qa <= not(R_g or Qb);
17     Qb <= not(S_g or Qa);
18     Q   <= Qa;
19 end structural;
```

VHDL

1.1. RTL

The synthesis of the VHDL code is shown in figure 1.0. It looks logically equal to the schematic provided by the task.




Figure 1.0: RTL for the TLE

1.2. Results

Doing a simulation using Quartus, the resulting output is as expected. Simulation both R and S to be on at the same time resulted in some out of bounds calculating and the simulation timing out. Needless to say it does not really make sense to have such an input anyway and therefore is omitted. Output is as expected.




Figure 1.1: Simulation results

2. Part 2

The purpose of this task was to first make a D-latch and then make another project that implemented it as an instance of a component and testing it on the board.

Note: For the first part only, the standalone D-latch, I made a mistake when restructuring the code for readability. Looking at code 2.0 at line 18 and 19. Here R_g and S_g should be swapped. This makes the circuit equivalent to either having swapped inputs or inverted the output.

2.0. Code

Code 2.0: Simple D-latch with a small I/O mistake

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L03P02_1 is
5     port(Clk, D : in std_logic;
6           Q      : out std_logic);
7 end L03P02_1;
8
9 architecture structural of L03P02_1 is
10    signal R, S, R_g, S_g, Qa, Qb : std_logic;
11    attribute keep : boolean;
12    attribute keep of R, S, R_g, S_g, Qa, Qb : signal is true;
13 begin
14     R  <= not(D);
15     S  <= D;
16     R_g <= not(R and Clk);
17     S_g <= not(S and Clk);
18     Qa  <= not(R_g and Qb);
19     Qb  <= not(S_g and Qa);
20     Q   <= Qa;
21 end structural;
```

VHDL

Now to implement this as a component, the TLE was first made. Import of such a component and mapping it to the inputs and outputs used by the FPGA was done in the TLE. Then the code 2.0 was copied over to code 2.2, a more general VHDL file where I/O is not tied to the FPGA board. This was done before the error noted above and therefore will not follow through more tasks.

Code 2.1: TLE importing a D-latch

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L03P02_2 is
5     port(SW : in std_logic_vector(1 downto 0);
6          LEDR : out std_logic_vector(9 downto 0));
7 end L03P02_2;
8
9
10 architecture structural of L03P02_2 is
11    component DL
12        port(Clk, D : in std_logic;
13              Q      : out std_logic);
14    end component;
15 begin
16    LEDR(9 downto 1) <= "000000000";
17    D0: DL port map(
18        Clk => SW(1),
19        D   => SW(0),
20        Q   => LEDR(0));
21 end structural;

```

VHDL

Code 2.2: General D-latch component

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity DL is
5     port(Clk, D : in std_logic;
6           Q      : out std_logic);
7 end DL;
8
9
10 architecture structural of DL is
11    signal R, S, R_g, S_g, Qa, Qb : std_logic;
12    attribute keep : boolean;
13    attribute keep of R, S, R_g, S_g, Qa, Qb : signal is true;
14 begin
15     R  <= not(D);
16     S  <= D;
17     R_g <= not(R and Clk);
18     S_g <= not(S and Clk);
19     Qb <= not(R_g and Qa);
20     Qa <= not(S_g and Qb);
21     Q  <= Qa;
22 end structural;

```

VHDL

2.1. RTL

RTL of the first D-latch with the I/O mistake is omitted as there is no value in adding it to the report, when the general D-latch shown in the expanded RTL in figure 2.1 is the same without the error.




Figure 2.0: TLE with a D-latch component




Figure 2.1: The D-latch component expanded

2.2. Results

The first part was simulated, here you can see that the input/output is reversed to what it should have been. Implementing the second part code on the FPGA the results was as




Figure 2.2: Simulation of the first D-latch with the I/O mistake

expected. Here it is clear that when **Clk** is high, **D** is continuously overwriting the output LED and when **Clk** is low, the output is equal to the last saved state of **D**.



(a) Clk low, D high not registered



(b) Clk low, D low already stored



(c) Clk high, D low already stored



(d) Clk high, D high registered



(e) Clk low, D high already stored



(f) Clk low, D low not registered

Figure 2.3: D-latch on the FPGA using a component works as expected

3. Part 3

The purpose of this task was to continue last part and instead of a single instance of a D-latch, use two instances, to make a D-flip-flop.

3.0. Code

Code 3.0: TLE using two instances of a D-latch

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L03P03 is
5     port(SW : in std_logic_vector(1 downto 0);
6          LEDR : out std_logic_vector(9 downto 0));
7 end L03P03;
8
9
10 architecture structural of L03P03 is
11    component Dl
12        port(Clk, D : in std_logic;
13              Q : out std_logic);
14    end component;
15    signal m : std_logic;
16 begin
17    LEDR(9 downto 1) <= "000000000";
18    D0: Dl port map(
19        Clk => not(SW(1)),
20        D => SW(0),
21        Q => m);
22    D1: Dl port map(
23        Clk => SW(1),
24        D => m,
25        Q => LEDR(0));
26 end structural;
```

VHDL

The D-latch component used here is code 2.2.

3.1. RTL





Figure 3.0: RTL of the TLE with two instances

3.2. Results


Implementing the code on the FPGA the results was as expected. Here it is clear that when `Clk` has a rising edge, `D` is saved to the output `LED` and when `Clk` is high or low, the output is equal to the last saved state of `D`.




(a) Clk low, D low already stored




(b) Clk low, D high not registered



(c) Clk high, D high registered



(d) Clk high, D low not registered



(e) Clk low, D low not registered



(f) Clk high, D low registered

Figure 3.1: D-flip-flop on the FPGA using two D-latches works as expected

4. Part 4

The purpose of this task was to use behavioural code to implement a D-latch and a D-flip-flop. Then to see how the different data outputs are stored between a D-latch, a positive edge D-flip-flop and a negative edge D-flip-flop.

4.0. Code

Code 4.0: TLE of a circuit to compare different data storage

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L03P04 is
5     port(SW : in std_logic_vector(1 downto 0);
6          KEY : in std_logic_vector(3 downto 0);
7          LEDR : out std_logic_vector(9 downto 0));
8 end L03P04;
9
10
11 architecture structural of L03P04 is
12
13     component Dl
14         port(Clk, D : in std_logic;
15               Q      : out std_logic);
16     end component;
17
18     component Dff
19         port(Clk, D : in std_logic;
20               Q      : out std_logic);
21     end component;
22
23 begin
24
25     LEDR(9 downto 3) <= "0000000";
26
27     D0: Dl port map(
28         Clk => KEY(3),
29         D    => SW(0),
30         Q    => LEDR(0));
31
32     D1: Dff port map(
33         Clk => KEY(3),
34         D    => SW(0),
35         Q    => LEDR(1));
36
37     D2: Dff port map(
38         Clk => not(KEY(3)),
39         D    => SW(0),
40         Q    => LEDR(2));
41
42 end structural;
```

VHDL

The D-latch code was already provided by the task, and instead of doing both a rising and a falling edge trigger separate for the D-flip-flops a common component was made and the `Clk` input inverted for the second instance.

Code 4.1: Code with equal function to the one included in the task

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Dl is
5     port(Clk, D : in std_logic;
6           Q      : out std_logic);
7 end Dl;
8
9 architecture behavioural of Dl is
10 begin
11     process(Clk, D)
12     begin
13         if Clk = '1' then
14             Q <= D;
15         end if;
16     end process;
17 end behavioural;
```

VHDL

Code 4.2: Behavioural code for a D-flip-flop

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Dff is
5     port(Clk, D : in std_logic;
6           Q      : out std_logic);
7 end Dff;
8
9 architecture behavioural of Dff is
10 begin
11     process(Clk, D)
12     begin
13         if rising_edge(Clk) then
14             Q <= D;
15         end if;
16     end process;
17 end behavioural;
```

VHDL

4.1. RTL





Figure 4.0: RTL of the TLE with all three instances


4.2. Results

Implementing the code on the FPGA the results was as expected. The output is shown as the following: In red, the negative edge D-flip-flop, in green the positive edge D-flip flop and in blue, the D-latch. It is also worth noting that the button `Clk` is connected to is pull-up, as it is normally high.


Observations shows that when `Clk` is high, unpressed, the, `D` is continuously controlling the [blue output](#), and the others are unaffected. While depressing the button, giving a falling edge to `Clk`, the state of `D` is saved to the [red output](#). When letting go of the button, giving a rising edge to `Clk`, the state of `D` is stored in the [green output](#), as expected.




(a) D low, Clk high




(b) D high, Clk high




(c) D high, Clk low(falling)



(d) D high, Clk high(rising)



(e) D low, Clk high



(f) D low, Clk low(falling)

Figure 4.1: D-flip-flop and D-latches

5. Part 5

The purpose of this task was to use a register to store a value, and combine with knowledge from previous lab exercises to integrate an adder, and some 7-segment displays.

5.0. Solving

The starting point was making a decoder for the 7-segment displays, the task specified to operate in hexadecimal. That made it much simpler as instead of needing a BCD converter or similar, the 4 most significant bits could control the most significant digit and the 4 least significant bits could control the least significant digit, completely independently. Using figure 5.0 table 5.0 was made for use in the decoder.




Figure 5.0: 7 segment FPGA bit order

Table 5.0: Output values for decoder based on input

NR	Num				HEX								String
	3	2	1	0	6	5	4	3	2	1	0		
0	0	0	0	0	1	0	0	0	0	0	0	"6543210"	
1	0	0	0	1	1	1	1	1	0	0	1	"1111001"	
2	0	0	1	0	0	1	0	0	1	0	0	"0100100"	
3	0	0	1	1	0	1	1	0	0	0	0	"0110000"	
4	0	1	0	0	0	0	1	1	0	0	1	"0011001"	
5	0	1	0	1	0	0	1	0	0	1	0	"0010010"	
6	0	1	1	0	0	0	0	0	0	1	1	"0000011"	
7	0	1	1	1	1	1	1	1	0	0	0	"1111000"	
8	1	0	0	0	0	0	0	0	0	0	0	"0000000"	
9	1	0	0	1	0	0	1	1	0	0	0	"0011000"	
A	1	0	1	0	0	0	0	1	0	0	0	"0001000"	
B	1	0	1	1	0	0	0	0	0	1	1	"0000011"	
C	1	1	0	0	1	0	0	0	1	1	0	"1000110"	
D	1	1	0	1	0	1	0	0	0	0	1	"0100001"	
E	1	1	1	0	0	0	0	0	1	1	0	"0000110"	
F	1	1	1	1	0	0	0	1	1	1	0	"0001110"	

Then for readability and organization a display component was made, that took in a 8 bit number, split it in two and send it out to each respective 7 segment display using two instances of the decoder.

The first number, A, was not stored anywhere and was simply equal to whatever the current switch position was at the time. The second number, B, was a stored number in a simple 8 bit registry. Upon receiving a falling edge of the Clk button, A would overwrite whatever B was at the time so that this is now the new value of B. Also if the reset button is pressed, the value of B is set to 0. The final number was the sum of A and B and was simply calculated in the TLE, and if there were a overflow it would light up on the first LED.

5.1. Code

Code 5.0: TLE code for Part 5

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity L03P05 is
6     port(SW      : in  std_logic_vector(7 downto 0);
7          KEY     : in  std_logic_vector(1 downto 0);
8          LEDR    : out std_logic_vector(9 downto 0);
9          HEX0, HEX1 : out std_logic_vector(6 downto 0);
10         HEX2, HEX3 : out std_logic_vector(6 downto 0);
11         HEX4, HEX5 : out std_logic_vector(6 downto 0));
12 end L03P05;
13
14
15 architecture behavioural of L03P05 is
16
17     component display
18         port(Num  : in  std_logic_vector(7 downto 0);
19               HEXa : out std_logic_vector(6 downto 0);
20               HEXB : out std_logic_vector(6 downto 0));
21     end component;
22
23     component Reg
24         port(Clk : in  std_logic;
25               Rst : in  std_logic;
26               D   : in  std_logic_vector(7 downto 0);
27               Q   : out std_logic_vector(7 downto 0));
28     end component;
29
30     signal A, B : std_logic_vector(7 downto 0);
31     signal S    : std_logic_vector(8 downto 0);
32
33 begin
34
35     LEDR(9 downto 1) <= "000000000";
36
37     process(SW, KEY, A, B, S)
38     begin
39
40         A <= SW;
41
42         S <= ('0' & A) + ('0' & B);
43         LEDR(0) <= S(8);
44
45     end process;
46
47     R0: Reg port map(
48         Clk => KEY(1),
49         Rst => KEY(0),
50         D   => A,
51         Q   => B);
52
53     H0: display port map(
54         Num  => B,
55         HEXa => HEX0,
56         HEXb => HEX1);
57

```

VHDL

```

58      H1: display port map(
59          Num  => A,
60          HEXa => HEX2,
61          HEXb => HEX3);
62
63      H2: display port map(
64          Num  => S(7 downto 0),
65          HEXa => HEX4,
66          HEXb => HEX5);
67
68 end behavioural;

```

Code 5.1: The Display component used in the TLE

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity display is
5     port(Num : in std_logic_vector(7 downto 0);
6          HEXa : out std_logic_vector(6 downto 0);
7          HEXB : out std_logic_vector(6 downto 0));
8 end display;
9
10 architecture behavioural of display is
11
12     component decoder7seg
13         port(N   : in std_logic_vector(3 downto 0);
14              HEX : out std_logic_vector(6 downto 0));
15     end component;
16
17 begin
18
19     H0: decoder7seg port map(
20         N => Num(3 downto 0),
21         HEX => HEXa);
22
23     H1: decoder7seg port map(
24         N => Num(7 downto 4),
25         HEX => HEXb);
26
27 end behavioural;

```

VHDL

Code 5.2: The Decoder component used in the Display component

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity decoder7seg is
5     port(N : in std_logic_vector(3 downto 0);
6           HEX : out std_logic_vector(6 downto 0));
7 end decoder7seg;
8
9 architecture behavioural of decoder7seg is
10
11 begin
12     process(N)
13     begin
14         case N is
15             when "0000" =>
16                 HEX <= "1000000";
17             when "0001" =>
18                 HEX <= "1111001";
19             when "0010" =>
20                 HEX <= "0100100";
21             when "0011" =>
22                 HEX <= "0110000";
23             when "0100" =>
24                 HEX <= "0011001";
25             when "0101" =>
26                 HEX <= "0010010";
27             when "0110" =>
28                 HEX <= "0000011";
29             when "0111" =>
30                 HEX <= "1111000";
31             when "1000" =>
32                 HEX <= "0000000";
33             when "1001" =>
34                 HEX <= "0011000";
35             when "1010" =>
36                 HEX <= "0001000";
37             when "1011" =>
38                 HEX <= "0000011";
39             when "1100" =>
40                 HEX <= "1000110";
41             when "1101" =>
42                 HEX <= "0100001";
43             when "1110" =>
44                 HEX <= "0000110";
45             when "1111" =>
46                 HEX <= "0001110";
47         end case;
48     end process;
49 end behavioural;
```

VHDL

Code 5.3: The Register component used in the TLE

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Reg is
5     port(Clk : in  std_logic;
6          Rst : in  std_logic;
7          D   : in  std_logic_vector(7 downto 0);
8          Q   : out std_logic_vector(7 downto 0));
9 end Reg;
10
11 architecture behavioural of Reg is
12 begin
13     process(Clk, D)
14     begin
15         if falling_edge(Clk) then
16             Q <= D;
17         end if;
18         if Rst = '0' then
19             Q <= "00000000";
20         end if;
21     end process;
22 end behavioural;
```

VHDL

5.2. RTL




Figure 5.1: RTL of the TLE




Figure 5.2: RTL of registry used in the TLE






Figure 5.3: RTL of the Display component with two decoder instances

5.3. Results


Implementing the code on the FPGA the results was as expected. The output is shown as the following: In red, the sum of A and B, in green the current switch value, A, is show and in blue, the stored number B.




(a) $00 = 00 + 00$



(b) $05 = 05 + 00$




(c) $0A = 05 + 05$, Clk falling




(d) $74 = BF + 05$


Figure 5.4: Results of part 5




(e) $DE = BF + BF$, Clk falling



(f) $BE = FF + BF$ (overflow)



(g) $FE = FF + FF$ (overflow), Clk falling



(h) $FF = FF + 00$, Reset falling

Figure 5.4: Results of part 5 (continued)