

Programable Logic Circuts

Lab 05

Sølve Kjelseth

September 5, 2025

0. Introduction

This is the fifth report in this course, detailing the completion of the fifth lab exercise. With the purpose is to investigate generics and counters.

Note: As always, the L^AT_EX code is open source, see [my GitHub](#) 

0.0. Table of Contents

1. Part 1	4
1.0. Solving	4
1.1. Code	5
1.2. RTL	6
1.3. Results	7
2. Part 2	9
2.0. Solving	9
2.1. Code	10
2.2. RTL	15
2.3. Results	17
3. Part 3	18
3.0. Solving	18
3.1. Code	18
3.2. State and RTL	25
3.3. Results	28

0.1. List of Figures

Code 1.0: TLE for testing counter and rollover	5
Code 1.1: Generic counter component used in the TLE	6
Figure 1.0: RTL of the TLE with counter	6
Figure 1.1: Function test, works as expected	7
Code 2.0: TLE of the clock	10
Code 2.1: Generic counter component, modified from part 1	12
Code 2.2: Binary Coded Decimal Display decoder component	13
Code 2.3: 7 segment display decoder as used previously	14
Figure 2.0: RTL of the TLE	15
Figure 2.1: RTL of the BCD	15
Figure 2.2: RTL of the generic counter	16
Code 3.0: TLE Connecting the components and I/O	18
Code 3.1: Logic component controlling the state	20
Code 3.2: Letter selection component	22
Code 3.3: Letter size component	23
Code 3.4: Letter shift component	24
Figure 3.0: FSM diagram from Quartus	25
Figure 3.1: RTL of the TLE	25
Figure 3.2: RTL of the letter selector	26
Figure 3.3: RTL of the letter size register	26
Figure 3.4: RTL of the letter shift register	27
Figure 3.5: RTL of the Logic	28

1. Part 1

This Part is about making a generic counter with a desired rollover value. Then instancing it to check the function.

1.0. Solving

Solving this task was done by first making a generic counter and then add a clause to reset the counter when the rollover value was reached and output a signal. Then the counter was instanced in the TLE with a generic map in addition to the port map to show the function.

1.1. Code

Code 1.0: TLE for testing counter and rollover

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L05P01 is
5     generic(output_size : natural := 5);
6     port(KEY : in std_logic_vector(3 downto 0);
7           LEDR : out std_logic_vector(9 downto 0));
8 end L05P01;
9
10
11 architecture structural of L05P01 is
12
13     component modulo_k_counter
14         generic(n : natural := 4;
15                  k : integer := 10);
16         port(Clk : in std_logic;
17               Rst : in std_logic;
18               Hop : out std_logic;
19               Num : out std_logic_vector(n-1 downto 0));
20     end component;
21
22     signal display : std_logic_vector(output_size-1 downto 0);
23     signal rollover : std_logic;
24     signal Clk, Rst : std_logic;
25
26 begin
27
28     LEDR(output_size-1 downto 0) <= display;
29     LEDR(8 downto output_size) <= (others => '0');
30     LEDR(9) <= rollover;
31
32     Clk <= KEY(3);
33     Rst <= KEY(2);
34
35     K20: modulo_k_counter
36         generic map
37             (n => output_size,
38              k => 20)
39         port map
40             (Clk => Clk,
41              Rst => Rst,
42              Hop => rollover,
43              Num => display);
44
45 end structural;
```

VHDL

Code 1.1: Generic counter component used in the TLE

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity modulo_k_counter is
6     generic(n : natural := 4;
7             k : natural := 10);
8     port(Clk : in std_logic;
9           Rst : in std_logic;
10          Hop : out std_logic;
11         Num : out std_logic_vector(n-1 downto 0));
12 end modulo_k_counter;
13
14 architecture behavioural of modulo_k_counter is
15
16     signal Val : std_logic_vector(n-1 downto 0);
17
18 begin
19     process(Clk, Rst)
20     begin
21         if rising_edge(Clk) then
22             if Val = k-1 then
23                 Val <= (others => '0');
24                 Hop <= '1';
25             else
26                 Val <= Val + 1;
27                 Hop <= '0';
28             end if;
29         end if;
30         if Rst = '0' then
31             Val <= (others => '0');
32             Hop <= '0';
33         end if;
34         Num <= Val;
35     end process;
36 end behavioural;
```

1.2. RTL




Figure 1.0: RTL of the TLE with counter

1.3. Results




Figure 1.1: Function test, works as expected



(e) Clock cycle 19, counts up



(f) Clock cycle 20, resets to 0 and sets rollover flag



(g) Clock cycle 21, counts up and clears rollover flag



(h) Asynchronous reset pressed, sets counter to 0 and clears rollover flag

Figure 1.1: Function test, works as expected

2. Part 2

This part is about making a clock using generic counters and making the minutes assignable with the switches.

2.0. Solving

Solving this task was done by first modifying the generic counter from part 1 to add additional I/O. A set enable and set value input, and a count number output. Then the 7 segment decoder, as used in multiple previous lab tasks was used inside a new BCD display module. This essentially splits up the decimal 10's place and 1's place to two different numbers and shows them on each respective display. Then a TLE was created for running the instances of a timer for each hundredths, seconds and minutes and making each rollover value the clock input for the next counter. Instances for the BCD display was made with signals to transfer each of the three to the HEX display.

2.1. Code

Code 2.0: TLE of the clock

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L05P02 is
5     port(CLOCK_50 : in std_logic;
6           SW        : in std_logic_vector(7 downto 0);
7           KEY       : in std_logic_vector(3 downto 0);
8           LEDR      : out std_logic_vector(9 downto 0);
9           HEX0, HEX1 : out std_logic_vector(6 downto 0);
10          HEX2, HEX3 : out std_logic_vector(6 downto 0);
11          HEX4, HEX5 : out std_logic_vector(6 downto 0));
12 end L05P02;
13
14
15 architecture behavioural of L05P02 is
16
17     component modulo_k_counter
18         generic(n : natural := 4;
19                  k : integer := 10);
20         port(Clk : in std_logic;
21               Set : in std_logic;
22               Svl : in std_logic_vector(n-1 downto 0);
23               Rst : in std_logic;
24               Hop : out std_logic;
25               Num : out std_logic_vector(n-1 downto 0));
26     end component;
27
28     component display_BCD
29         port(Num    : in std_logic_vector(6 downto 0);
30               HEXlsd : out std_logic_vector(6 downto 0);
31               HEXmsd : out std_logic_vector(6 downto 0));
32     end component;
33
34     signal Clk, Clk_h, Clk_s, Clk_m, overflow : std_logic := '0';
35     signal Set, Rst, disabled, startup        : std_logic := '1';
36     signal unused_num : std_logic_vector(18 downto 0) := (others => '0');
37     signal hundredths : std_logic_vector(6 downto 0) := (others => '0');
38     signal seconds   : std_logic_vector(6 downto 0) := (others => '0');
39     signal minutes   : std_logic_vector(6 downto 0) := (others => '0');
40     signal minutes_in : std_logic_vector(6 downto 0) := (others => '0');
41
42 begin
43     process(CLOCK_50, startup)
44     begin
45         if rising_edge(CLOCK_50) then
46             if startup = '1' then
47                 Rst <= '0';
48                 startup <= '0';
49             else
50                 Rst <= KEY(1);
51             end if;
52         end if;
53     end process;
54
55     Clk <= CLOCK_50 and KEY(2);
56     Set <= KEY(3);
57     minutes_in <= SW(6 downto 0);

```

VHDL

```

58      LEDR(9 downto 1) <= (others => '0');
59      LEDR(0) <= overflow;
60
61      K500000_divider: modulo_k_counter
62          generic map
63              (n => 19,
64               k => 500000)
65          port map
66              (Clk => Clk,
67               Set => disabled,
68               Svl => unused_num,
69               Rst => Rst,
70               Hop => Clk_h,
71               Num => unused_num);
72
73      K100_hundredths: modulo_k_counter
74          generic map
75              (n => 7,
76               k => 100)
77          port map
78              (Clk => Clk_h,
79               Set => disabled,
80               Svl => hundredths,
81               Rst => Rst,
82               Hop => Clk_s,
83               Num => hundredths);
84
85      K60_seconds: modulo_k_counter
86          generic map
87              (n => 7,
88               k => 60)
89          port map
90              (Clk => Clk_s,
91               Set => disabled,
92               Svl => seconds,
93               Rst => Rst,
94               Hop => Clk_m,
95               Num => seconds);
96
97      K60_minutes: modulo_k_counter
98          generic map
99              (n => 7,
100               k => 60)
101         port map
102             (Clk => Clk_m,
103              Set => Set,
104              Svl => minutes_in,
105              Rst => Rst,
106              Hop => Overflow,
107              Num => minutes);
108
109     D_hundredths: display_BCD
110         port map
111             (Num      => hundredths,
112              HEXlsd => HEX0,
113              HEXmsd => HEX1);
114
115     D_seconds: display_BCD
116         port map
117             (Num      => seconds,
118              HEXlsd => HEX2,

```

```

119         HEXmsd => HEX3);
120
121 D_minutes: display_BCD
122     port map
123         (Num      => minutes,
124          HEXlsd => HEX4,
125          HEXmsd => HEX5);
126
127 end behavioural;

```

Code 2.1: Generic counter component, modified from part 1

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity modulo_k_counter is
6     generic(n : natural := 4;
7              k : natural := 10);
8     port(Clk : in std_logic;
9           Set : in std_logic;
10          Svl : in std_logic_vector(n-1 downto 0);
11          Rst : in std_logic;
12          Hop : out std_logic;
13          Num : out std_logic_vector(n-1 downto 0));
14 end modulo_k_counter;
15
16 architecture behavioural of modulo_k_counter is
17
18     signal Val : std_logic_vector(n-1 downto 0) := (others => '0');
19
20 begin
21     process(Clk, Rst, Set)
22     begin
23         if rising_edge(Clk) then
24             if Val >= k-1 then
25                 Val <= (others => '0');
26                 Hop <= '1';
27             else
28                 Val <= Val + 1;
29                 Hop <= '0';
30             end if;
31         end if;
32         if Set = '0' then
33             if Svl >= k then
34                 Val <= (others => '0');
35                 Hop <= '1';
36             else
37                 Val <= Svl;
38                 Hop <= '0';
39             end if;
40         end if ;
41         if Rst = '0' then
42             Val <= (others => '0');
43             Hop <= '0';
44         end if;
45         Num <= Val;
46     end process;
47 end behavioural;

```

VHDL

Code 2.2: Binary Coded Decimal Display decoder component

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity display_BCD is
6     port(Num      : in  std_logic_vector(6 downto 0);
7           HEXlsd : out std_logic_vector(6 downto 0);
8           HEXmsd : out std_logic_vector(6 downto 0));
9 end display_BCD;
10
11 architecture behavioural of display_BCD is
12
13     component decoder7seg
14         port(N      : in  std_logic_vector(3 downto 0);
15               HEX : out std_logic_vector(6 downto 0));
16     end component;
17
18     signal lsd, msd : std_logic_vector(3 downto 0);
19     signal Num_int, lsd_int, msb_int : integer;
20
21 begin
22
23     process(Num)
24     begin
25         Num_int <= to_integer(unsigned(Num));
26
27         if (Num_int >= 0 and Num_int < 10) then
28             msd <= "0000";
29         elsif (Num_int >= 10 and Num_int < 20) then
30             msd <= "0001";
31         elsif (Num_int >= 20 and Num_int < 30) then
32             msd <= "0010";
33         elsif (Num_int >= 30 and Num_int < 40) then
34             msd <= "0011";
35         elsif (Num_int >= 40 and Num_int < 50) then
36             msd <= "0100";
37         elsif (Num_int >= 50 and Num_int < 60) then
38             msd <= "0101";
39         elsif (Num_int >= 60 and Num_int < 70) then
40             msd <= "0110";
41         elsif (Num_int >= 70 and Num_int < 80) then
42             msd <= "0111";
43         elsif (Num_int >= 80 and Num_int < 90) then
44             msd <= "1000";
45         elsif (Num_int >= 90 and Num_int < 100) then
46             msd <= "1001";
47         end if;
48
49         msb_int <= to_integer(unsigned(msd));
50         lsd_int <= Num_int - (10 * msb_int);
51         lsd <= std_logic_vector(to_unsigned(lsd_int, lsd'length));
52     end process;
53
54     HEX_lsd: decoder7seg port map
55         (N      => lsd,
56          HEX   => HEXlsd);
57
58     HEX_msdb: decoder7seg port map
59         (N      => msd,

```

VHDL

```

60      HEX => HEXmsd);
61
62 end behavioural;

```

Code 2.3: 7 segment display decoder as used previously

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity decoder7seg is
5     port(N : in std_logic_vector(3 downto 0);
6           HEX : out std_logic_vector(6 downto 0));
7 end decoder7seg;
8
9 architecture behavioural of decoder7seg is
10
11 begin
12     process(N)
13     begin
14         case N is
15             when "0000" =>
16                 HEX <= "1000000";
17             when "0001" =>
18                 HEX <= "1111001";
19             when "0010" =>
20                 HEX <= "0100100";
21             when "0011" =>
22                 HEX <= "0110000";
23             when "0100" =>
24                 HEX <= "0011001";
25             when "0101" =>
26                 HEX <= "0010010";
27             when "0110" =>
28                 HEX <= "0000011";
29             when "0111" =>
30                 HEX <= "1111000";
31             when "1000" =>
32                 HEX <= "0000000";
33             when "1001" =>
34                 HEX <= "0011000";
35             when "1010" =>
36                 HEX <= "0001000";
37             when "1011" =>
38                 HEX <= "0000011";
39             when "1100" =>
40                 HEX <= "1000110";
41             when "1101" =>
42                 HEX <= "0100001";
43             when "1110" =>
44                 HEX <= "0000110";
45             when "1111" =>
46                 HEX <= "0001110";
47         end case;
48     end process;
49 end behavioural;

```

VHDL

2.2. RTL

Unfortunately the RTL is very limited in this document as insane resolution is not feasible. There is a possibility to get a rough overview using the following figures, but a fully no-loss resizeable, pdf exports, of all the the RTL views is found on [the GitHub](#) inside the following path: PLK_lab/Lab05/Extra/RTL_exports.




Figure 2.0: RTL of the TLE




Figure 2.1: RTL of the BCD

RTL of the 7 segment display decoders is not included as this is from previous labs and not important for this lab. As always available on [the GitHub](#).




Figure 2.2: RTL of the generic counter

2.3. Results

It proved to be inefficient to take still pictures of a clock and therefore is a video uploaded instead to YouTube. You can watch it [here](#).

Full url: <https://youtu.be/4qAZzqxSc?si=TP4QpGwuQ4AIIG2A>

3. Part 3

The purpose of this task was to make a morse code generator for the first 8 letters of the alphabet, using the provided codes morse and the structure as described by the diagram.

3.0. Solving

Solving this was hard with my current knowledge on VHDL, therefore I set on a path to re-learn VHDL to really understand how everything works as it is different to the higher level programming. I had many issues with either trying to sync to different clock events, or trying to drive logic from multiple processes. I also found the hint codes very hard to follow and decided to make everything from scratch myself. The result was using a FSM (Finite State Machine) and making different states based on the current state and other conditions. A sketch of how these states should transfer to each other was made and after compiling, the state exported diagram shown if figure 3.0 ended up virtually identical.

The logic behind each module is that everything runs on the fast clock and that enable signals is sent during one clock cycle between all modules. There is enable signals for shifting the selected letter by one spot and at the same time decreasing the size. There is also a enable signal to Load new letter in from the selector. The reset is asynchronous but that is probably not visibly measurable as the clock is running at 50 MHz. The only thing from the diagram that is not implemented is the 2 bit counter as the functionality from implementing it separate instead of just counting and using the main clock seems to serve no additional purpose and was therefore omitted as readability was a higher priority.

3.1. Code

Code 3.0: TLE Connecting the components and I/O

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity L05P03 is
5     port(CLOCK_50 : in std_logic;
6           SW        : in std_logic_vector(2 downto 0);
7           KEY       : in std_logic_vector(3 downto 0);
8           LEDR      : out std_logic_vector(9 downto 0));
9 end entity;
10
11
12 architecture behavioural of L05P03 is
13
14     signal startup : std_logic := '1';
15     signal Rst, LoadLetter, ShiftLetter : std_logic;
16     signal LetterNumber : integer range 0 to 8;
17     signal LetterData, Letter : std_logic_vector(3 downto 0);
18     signal LetterSize : integer range 0 to 4;
19
20 begin
21
22     LEDR(9 downto 1) <= (others => '0');
23
```

VHDL

```

24 process(CLOCK_50) is
25 begin
26     if rising_edge(CLOCK_50) and startup = '1' then
27         startup <= '0';
28     end if;
29 end process;
30
31 Rst <= KEY(2) and not(startup);
32
33 Selector: entity work.LetterSelection(behavioural)
34     port map(Clk          => CLOCK_50,
35                nRst        => Rst,
36                Selection    => SW(2 downto 0),
37                LetterNumber => LetterNumber,
38                LetterData   => LetterData);
39
40 SizeRegister: entity work.LetterSizeRegister(behavioural)
41     port map(Clk          => CLOCK_50,
42                nRst        => Rst,
43                Enable       => ShiftLetter,
44                Load         => LoadLetter,
45                LetterNew    => LetterNumber,
46                LetterSize   => LetterSize);
47
48 ShiftRegister: entity work.LetterShiftRegister(behavioural)
49     port map(Clk          => CLOCK_50,
50                nRst        => Rst,
51                Enable       => ShiftLetter,
52                Load         => LoadLetter,
53                LetterNew    => LetterData,
54                LetterOut    => Letter);
55
56 LogicUnit: entity work.MorseLogic(behavioural)
57     port map(Clk          => CLOCK_50,
58                nRst        => Rst,
59                nEnable     => KEY(3),
60                Letter      => Letter,
61                LetterSize  => LetterSize,
62                LoadLetter  => LoadLetter,
63                ShiftLetter => ShiftLetter,
64                OutLED      => LEDR(0));
65
66 end architecture;

```

Code 3.1: Logic component controlling the state

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity MorseLogic is
6     port(Clk      : in  std_logic;
7           nRst    : in  std_logic;
8           nEnable : in  std_logic;
9           Letter   : in  std_logic_vector(3 downto 0);
10          LetterSize : in integer range 0 to 4;
11          LoadLetter : out std_logic;
12          ShiftLetter: out std_logic;
13          OutLED    : out std_logic);
14 end entity;
15
16
17 architecture behavioural of MorseLogic is
18
19     type MorseState is (Sleep, Running, Dot, Dash, Between);
20     signal State : MorseState;
21     signal Count : integer range 0 to 75e6;
22
23 begin
24
25     process(Clk, nRst) is
26     begin
27         if rising_edge(Clk) then
28             Count <= Count + 1;
29             case State is
30
31                 when Sleep =>
32                     OutLED <= '0';
33                     if nEnable = '0' then
34                         LoadLetter <= '1';
35                         State <= Running;
36                     end if;
37
38                 when Running =>
39                     if not (LetterSize = 0) then
40                         LoadLetter <= '0';
41                         if Letter(3) = '0' then
42                             State <= Dot;
43                             ShiftLetter <= '1';
44                             Count <= 0;
45                         elsif Letter(3) = '1' then
46                             State <= Dash;
47                             ShiftLetter <= '1';
48                             Count <= 0;
49                         end if;
50                     end if;
51
52                 when Dot =>
53                     if Count = 25e6 - 1 then
54                         Count <= 0;
55                         if LetterSize = 0 then
56                             State <= Sleep;
57                         else
58                             State <= Between;
59                         end if;

```

VHDL

```

60         else
61             OutLED <= '1';
62             ShiftLetter <= '0';
63         end if;
64
65     when Dash =>
66         if Count = 75e6 - 1 then
67             Count <= 0;
68             if LetterSize = 0 then
69                 State <= Sleep;
70             else
71                 State <= Between;
72             end if;
73         else
74             OutLED <= '1';
75             ShiftLetter <= '0';
76         end if;
77
78     when Between =>
79         OutLED <= '0';
80         if Count = 25e6 - 1 then
81             Count <= 0;
82             State <= Running;
83         end if;
84
85     end case;
86 end if;
87 if nRst = '0' then
88     State <= Sleep;
89     Count <= 0;
90     LoadLetter <= '0';
91     ShiftLetter <= '0';
92     OutLED <= '0';
93 end if;
94 end process;
95
96 end architecture;

```

Code 3.2: Letter selection component

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity LetterSelection is
6     port(Clk      : in  std_logic;
7           nRst    : in  std_logic;
8           Selection : in  std_logic_vector(2 downto 0);
9           LetterNumber : out integer range 0 to 8;
10          LetterData  : out std_logic_vector(3 downto 0));
11 end entity;
12
13
14 architecture behavioural of LetterSelection is
15
16     signal LetterNr : integer range 0 to 8 := 0;
17
18 begin
19
20     process(Clk, nRst)
21 begin
22         if rising_edge(Clk) then
23             LetterNr <= to_integer(unsigned(Selection)) + 1;
24             case LetterNr is
25                 when 1 => -- A ..
26                     LetterData <= "01--";
27                 when 2 => -- B ....
28                     LetterData <= "1000";
29                 when 3 => -- C _.. .
30                     LetterData <= "1010";
31                 when 4 => -- D ...
32                     LetterData <= "100-";
33                 when 5 => -- E .
34                     LetterData <= "0---";
35                 when 6 => -- F ... .
36                     LetterData <= "0010";
37                 when 7 => -- G _..
38                     LetterData <= "110-";
39                 when 8 => -- H ....
40                     LetterData <= "0000";
41                 when others =>
42                     LetterData <= (others => '-');
43             end case;
44         end if;
45         LetterNumber <= LetterNr;
46         if nRst = '0' then
47             LetterNumber <= 0;
48             LetterData  <= "----";
49         end if;
50     end process;
51
52 end architecture;

```

VHDL

Code 3.3: Letter size component

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity LetterSizeRegister is
5     port(Clk      : in  std_logic;
6           nRst    : in  std_logic;
7           Enable   : in  std_logic;
8           Load     : in  std_logic;
9           LetterNew : in  integer range 0 to 8;
10          LetterSize: out integer range 0 to 4);
11 end entity;
12
13
14 architecture behavioural of LetterSizeRegister is
15
16     signal Size : integer range 0 to 4 := 0;
17 begin
18
19     LetterSize <= Size;
20
21     process(Clk, nRst) is
22 begin
23         if rising_edge(Clk) then
24             if Enable = '1' then
25                 Size <= Size - 1;
26             end if;
27             if Load = '1' then
28                 case LetterNew is
29                     when 1 =>      -- A ..
30                         Size <= 2;
31                     when 2 =>      -- B ...
32                         Size <= 4;
33                     when 3 =>      -- C ...
34                         Size <= 4;
35                     when 4 =>      -- D ...
36                         Size <= 3;
37                     when 5 =>      -- E .
38                         Size <= 1;
39                     when 6 =>      -- F ...
40                         Size <= 4;
41                     when 7 =>      -- G ...
42                         Size <= 3;
43                     when 8 =>      -- H ....
44                         Size <= 4;
45                     when others =>
46                         Size <= 0;
47                 end case;
48             end if;
49         end if;
50         if nRst = '0' then
51             Size <= 0;
52         end if;
53     end process;
54
55 end architecture;

```

VHDL

Code 3.4: Letter shift component

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity LetterShiftRegister is
5     port(Clk      : in  std_logic;
6           nRst    : in  std_logic;
7           Enable   : in  std_logic;
8           Load     : in  std_logic;
9           LetterNew : in  std_logic_vector(3 downto 0);
10          LetterOut : out std_logic_vector(3 downto 0));
11 end entity;
12
13
14 architecture behavioural of LetterShiftRegister is
15
16     signal Letter : std_logic_vector(3 downto 0) := (others => '0');
17
18 begin
19
20     LetterOut <= Letter;
21
22     process(Clk, nRst) is
23     begin
24         if rising_edge(Clk) then
25             if Load = '1' then
26                 Letter <= LetterNew;
27             else
28                 if Enable = '1' then
29                     Letter <= Letter (2 downto 0) & '-';
30                 end if;
31             end if;
32         end if;
33         if nRst = '0' then
34             Letter <= (others => '0');
35         end if;
36     end process;
37
38 end architecture;
```

VHDL

3.2. State and RTL




Figure 3.0: FSM diagram from Quartus

Unfortunately the RTL is very limited in this document as insane resolution is not feasible. There is a possibility to get a rough overview using the following figures, but a fully no-loss resizable, pdf exports, of all the the RTL views is found on [the GitHub](#) inside the following path: PLK_lab/Lab05/Extra/RTL_exports.




Figure 3.1: RTL of the TLE




Figure 3.2: RTL of the letter selector




Figure 3.3: RTL of the letter size register




Figure 3.4: RTL of the letter shift register




Figure 3.5: RTL of the Logic

3.3. Results

It proved to be inefficient to take still pictures of a timed sequence and therefore is a video uploaded instead to YouTube. You can watch it [here](#).

Full url: https://youtu.be/hirlx2AdUFk?si=sx53VB_D5rsin8en