

# Programable Logic Circuits


## Lab 06

Sølve Kjelse

September 5, 2025

### 0. Introduction

This is the sixth report in this course, detailing the completion of the sixth lab exercise. With the purpose is to investigate Finite State Machines (FSM).

Note: As always, the  $\text{\LaTeX}$  code is open source, see [my GitHub](#) 

## 0.0. Table of Contents

<b>1. Part 1</b>	<b>3</b>
1.0. Solving . . . . .	3
1.1. Code . . . . .	4
1.2. RTL . . . . .	8
1.3. Results . . . . .	10
<b>2. Part 2</b>	<b>11</b>
2.0. Solving . . . . .	11
2.1. Code . . . . .	11
2.2. RTL . . . . .	14
2.3. Results . . . . .	16

## 0.1. List of Figures

Code 1.0: TLE with the first type of one-hot . . . . .	4
Code 1.1: State register first type . . . . .	5
Code 1.2: TLE with the second type of one-hot . . . . .	6
Code 1.3: State register second type . . . . .	7
Figure 1.0: RTL of the TLE with the first type one-hot encoding . . . . .	8
Figure 1.1: RTL of the State register with non zero reset . . . . .	8
Figure 1.2: RTL of the TLE with the second type one-hot encoding . . . . .	9
Figure 1.3: RTL of the State register with true zero reset . . . . .	9
Code 2.0: TLE for the behavioural FSM . . . . .	11
Figure 2.0: RTL of the TLE . . . . .	14
Figure 2.1: State diagram . . . . .	14

## 0.2. List of Tables

Table 1.0: State change table . . . . .	3
Table 2.0: Bit encoding output with sequential type . . . . .	15
Table 2.1: Bit encoding output with one-hot type . . . . .	15

# 1. Part 1

This Part is about making a FSM using structural assignments, it is kind of divided into two parts with different types of one-hot encoding, one where the reset state, *A*, is 000000001, and one where *A* is 000000000 but for any other state the last bit is 1 in addition to the encoding one-hot bit.

## 1.0. Solving

Solving this task was done by making table 1.0 and finding a boolean expression for each bit. Then the output was connected directly to the encoding to display it on the first 9 LED's. The final 10th LED was connected to the states that signifies on output of the system. For the the part with the different one-hot encoding only a few adjustments was needed.

Table 1.0: State change table

Current state										Input	New state									
Name	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	w	Name	Y8'	Y7'	Y6'	Y5'	Y4'	Y3'	Y2'	Y1'	Y0'
A	0	0	0	0	0	0	0	0	1	0	B	0	0	0	0	0	0	0	1	0
A	0	0	0	0	0	0	0	0	1	1	F	0	0	0	1	0	0	0	0	0
B	0	0	0	0	0	0	0	1	0	0	C	0	0	0	0	0	0	1	0	0
B	0	0	0	0	0	0	0	1	0	1	F	0	0	0	1	0	0	0	0	0
C	0	0	0	0	0	0	1	0	0	0	D	0	0	0	0	0	1	0	0	0
C	0	0	0	0	0	0	1	0	0	1	F	0	0	0	1	0	0	0	0	0
D	0	0	0	0	0	1	0	0	0	0	E	0	0	0	0	1	0	0	0	0
D	0	0	0	0	0	1	0	0	0	1	F	0	0	0	1	0	0	0	0	0
E	0	0	0	0	1	0	0	0	0	0	E	0	0	0	0	1	0	0	0	0
E	0	0	0	0	1	0	0	0	0	1	F	0	0	0	1	0	0	0	0	0
F	0	0	0	1	0	0	0	0	0	0	B	0	0	0	0	0	0	0	1	0
F	0	0	0	1	0	0	0	0	0	1	G	0	0	1	0	0	0	0	0	0
G	0	0	1	0	0	0	0	0	0	0	B	0	0	0	0	0	0	0	1	0
G	0	0	1	0	0	0	0	0	0	1	H	0	1	0	0	0	0	0	0	0
H	0	1	0	0	0	0	0	0	0	0	B	0	0	0	0	0	0	0	1	0
H	0	1	0	0	0	0	0	0	0	1	I	1	0	0	0	0	0	0	0	0
I	1	0	0	0	0	0	0	0	0	0	B	0	0	0	0	0	0	0	1	0
I	1	0	0	0	0	0	0	0	0	1	I	1	0	0	0	0	0	0	0	0

## 1.1. Code

Code 1.0: TLE with the first type of one-hot

VHDL

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity L06P01 is
5      port(SW      : in  std_logic_vector(1 downto 0);
6            KEY     : in  std_logic_vector(3 downto 0);
7            LEDR    : out std_logic_vector(9 downto 0));
8  end entity;
9
10
11  architecture structural of L06P01 is
12
13      signal Vcc, w, z      : std_logic;
14      signal NewState, State : std_logic_vector(8 downto 0);
15
16  begin
17
18      Vcc      <= '1';
19      w        <= SW(1);
20      LEDR(9)  <= z;
21      LEDR(8 downto 0) <= State;
22
23      process(State) is
24      begin
25          z      <= State(4) or State(8);
26          NewState(0) <= '0';
27          NewState(1) <= (not w) and (State(0) or State(5) or
28                          State(6) or State(7) or State(8));
29          NewState(2) <= (not w) and State(1);
30          NewState(3) <= (not w) and State(2);
31          NewState(4) <= (not w) and (State(3) or State(4));
32          NewState(5) <= w and (State(0) or State(1) or
33                              State(2) or State(3) or State(4));
34          NewState(6) <= w and State(5);
35          NewState(7) <= w and State(6);
36          NewState(8) <= w and (State(7) or State(8));
37
38      end process;
39
40
41      StateRegister: entity work.StateRegister(structural)
42          port map(Clk      => KEY(3),
43                  nRst     => SW(0),
44                  Enable   => Vcc,
45                  NewState => NewState,
46                  State    => State);
47
48  end architecture;
```

Code 1.1: State register first type

<pre> 1  library ieee; 2  use ieee.std_logic_1164.all; 3 4  entity StateRegister is 5      port(Clk      : in  std_logic; 6           nRst     : in  std_logic; 7           Enable   : in  std_logic; 8           NewState  : in  std_logic_vector(8 downto 0); 9           State     : out std_logic_vector(8 downto 0)); 10 end entity; 11 12 13 architecture structural of StateRegister is 14 15 begin 16 17     process(Clk) is 18     begin 19         if rising_edge(Clk) then 20             if nRst = '0' then 21                 State &lt;= "000000001"; 22             else 23                 if Enable = '1' then 24                     State &lt;= NewState; 25                 end if; 26             end if; 27         end if; 28     end process; 29 30 end architecture; </pre>	VHDL
--	------

The only thing changed for the second type is a few assignments in the TLE and the register uses a true zero reset instead of the last bit as 1.

Code 1.2: TLE with the second type of one-hot

VHDL

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity L06P01 is
5      port(SW : in std_logic_vector(1 downto 0);
6            KEY : in std_logic_vector(3 downto 0);
7            LEDR : out std_logic_vector(9 downto 0));
8  end entity;
9
10
11 architecture structural of L06P01 is
12
13     signal Vcc, w, z : std_logic;
14     signal NewState, State : std_logic_vector(8 downto 0);
15
16 begin
17
18     Vcc <= '1';
19     w <= SW(1);
20     LEDR(9) <= z;
21     LEDR(8 downto 0) <= State;
22
23     process(State) is
24     begin
25         z <= State(4) or State(8);
26         NewState(0) <= '1';
27         NewState(1) <= (not w) and ((not State(0)) or State(5) or
28                               State(6) or State(7) or State(8));
29         NewState(2) <= (not w) and State(1);
30         NewState(3) <= (not w) and State(2);
31         NewState(4) <= (not w) and (State(3) or State(4));
32         NewState(5) <= w and ((not State(0)) or State(1) or
33                               State(2) or State(3) or State(4));
34         NewState(6) <= w and State(5);
35         NewState(7) <= w and State(6);
36         NewState(8) <= w and (State(7) or State(8));
37
38     end process;
39
40
41     StateRegister: entity work.StateRegister(structural)
42         port map(Clk => KEY(3),
43                 nRst => SW(0),
44                 Enable => Vcc,
45                 NewState => NewState,
46                 State => State);
47
48 end architecture;

```

Code 1.3: State register second type

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity StateRegister is
5      port(Clk      : in  std_logic;
6           nRst     : in  std_logic;
7           Enable    : in  std_logic;
8           NewState  : in  std_logic_vector(8 downto 0);
9           State     : out std_logic_vector(8 downto 0));
10 end entity;
11
12
13 architecture structural of StateRegister is
14
15 begin
16
17     process(Clk) is
18     begin
19         if rising_edge(Clk) then
20             if nRst = '0' then
21                 State <= "000000000";
22             else
23                 if Enable = '1' then
24                     State <= NewState;
25                 end if;
26             end if;
27         end if;
28     end process;
29
30 end architecture;

```

VHDL

## 1.2. RTL




Figure 1.0: RTL of the TLE with the first type one-hot encoding




Figure 1.1: RTL of the State register with non zero reset






Figure 1.2: RTL of the TLE with the second type one-hot encoding




Figure 1.3: RTL of the State register with true zero reset

As clearly visible there is not much difference between these two types of encoding.

### 1.3. Results

Showing the function of the circuit is hard with photos, therefore videos is uploaded to YouTube. Here is the video showing the [first encoding type](#) and the [second encoding type](#)

In case linking is not working, the full URLs is below:

<https://youtu.be/Wk256vCVhfY>

<https://youtu.be/uTf9eZYBo-c>

## 2. Part 2

This Part is about making a FSM using behavioural architecture, and the encoding should be binary. The compiler info for the encoding could be checked and then change the encoding to one-hot and check again.

### 2.0. Solving

Solving this task was done by making a new variable type for the different states then making a State variable and setting it to the different states using a case when system. This was done three times, one case when for changing state, here a custom procedure was implemented, not necessary but increases readability. Then a case when for the output, which is only on for the two "last" states. Then a final output case when is only made for displaying the current state encoding on the first 4 LED's. `type is "sequential"` forces binary encoding. This was simply replaced with `type is "one-hot"` for checking compilation with this different encoding.

### 2.1. Code

Code 2.0: TLE for the behavioural FSM

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity L06P02 is
6      port(SW      : in  std_logic_vector(1 downto 0);
7           KEY     : in  std_logic_vector(3 downto 0);
8           LEDR    : out std_logic_vector(9 downto 0));
9  end entity;
10
11
12  architecture behavioural of L06P02 is
13
14      type TaskState is (A, B, C, D, E, F, G, H, I);
15      attribute syn_encoding : string;
16      attribute syn_encoding of TaskState : type is "sequential";
17      signal State           : TaskState;
18
19      signal w, z            : std_logic;
20      signal ShowEncoding    : std_logic_vector(3 downto 0);
21
22  begin
23
24      w <= SW(1);
25      LEDR(9) <= z;
26      LEDR(8 downto 4) <= (others => '0');
27      LEDR(3 downto 0) <= ShowEncoding;
28
29      process(KEY(3)) is
30
31          procedure ChangeState(wantedValue : std_logic;
32                                toState     : TaskState;
33                                elseState    : TaskState) is
34
35          begin
```

VHDL

```

35         if w = wantedValue then
36             State <= toState;
37         else
38             State <= elseState;
39         end if;
40     end procedure;
41
42 begin
43     if rising_edge(KEY(3)) then
44         if SW(0) = '0' then
45             State <= A;    -- Reset
46         else
47             case State is -- Next state logic
48
49                 when A =>
50                     ChangeState(wantedValue => '0',
51                                 toState      => B,
52                                 elseState    => F);
53
54                 when B =>
55                     ChangeState(wantedValue => '0',
56                                 toState      => C,
57                                 elseState    => F);
58
59                 when C =>
60                     ChangeState(wantedValue => '0',
61                                 toState      => D,
62                                 elseState    => F);
63
64                 when D =>
65                     ChangeState(wantedValue => '0',
66                                 toState      => E,
67                                 elseState    => F);
68
69                 when E =>
70                     ChangeState(wantedValue => '0',
71                                 toState      => E,
72                                 elseState    => F);
73
74                 when F =>
75                     ChangeState(wantedValue => '1',
76                                 toState      => G,
77                                 elseState    => B);
78
79                 when G =>
80                     ChangeState(wantedValue => '1',
81                                 toState      => H,
82                                 elseState    => B);
83
84                 when H =>
85                     ChangeState(wantedValue => '1',
86                                 toState      => I,
87                                 elseState    => B);
88
89                 when I =>
90                     ChangeState(wantedValue => '1',
91                                 toState      => I,
92                                 elseState    => B);
93
94             end case;
95         end if;

```

```

96         end if;
97     end process;
98
99     process(State)
100     begin
101         case State is -- Output logic
102             when E      => z <= '1';
103             when I      => z <= '1';
104             when others => z <= '0';
105         end case;
106     end process;
107
108     process(State) is
109     begin
110         case State is -- Encoding output hardcoded sequential
111             when A => ShowEncoding <= "0000";
112             when B => ShowEncoding <= "0001";
113             when C => ShowEncoding <= "0010";
114             when D => ShowEncoding <= "0011";
115             when E => ShowEncoding <= "0100";
116             when F => ShowEncoding <= "0101";
117             when G => ShowEncoding <= "0110";
118             when H => ShowEncoding <= "0111";
119             when I => ShowEncoding <= "1000";
120         end case;
121     end process;
122 end architecture;

```

## 2.2. RTL




Figure 2.0: RTL of the TLE




Figure 2.1: State diagram

Below the State diagram the used encoding shows up in a table. Instead of supplying a screenshot with bad quality, it was re-typed in excel with the same information and then imported here. The full screenshots from the FSM views is found on the [GitHub](#)

Table 2.0: Bit encoding output with sequential type

State Name	Encoding			
	3	2	1	0
A	0	0	0	0
B	0	0	0	1
C	0	0	1	0
D	0	0	1	1
E	0	1	0	0
F	0	1	0	1
G	0	1	1	0
H	0	1	1	1
I	1	0	0	0

Table 2.1: Bit encoding output with one-hot type

State Name	Encoding								
	8	7	6	5	4	3	2	1	0
A	0	0	0	0	0	0	0	0	0
B	0	0	0	0	0	0	0	1	1
C	0	0	0	0	0	0	1	0	1
D	0	0	0	0	0	1	0	0	1
E	0	0	0	0	1	0	0	0	1
F	0	0	0	1	0	0	0	0	1
G	0	0	1	0	0	0	0	0	1
H	0	1	0	0	0	0	0	0	1
I	1	0	0	0	0	0	0	0	1

### 2.3. Results

Showing the function of the circuit is hard with photos, therefore a video is uploaded to YouTube. Here is the video showing the `behavioural state` with the hardcoded output equal to the `type is "sequential"` encoding

In case linking is not working, the full URL is below:

<https://youtu.be/ZBt7R3HuPg0>