

Teacher's Sign.:

	Mane - Kalang Kaxan Gilyan
	Semester: 5 subject : Michophocessor
	seat No: CS5A 021
-	pg No : 1/5. of Q3 Spgn = 10 th radaus.
· (A	Timing diagram for write operation in minimum
	mode is as described below:
-	1. When processor is ready to initiate the bus cycle
	it applies a pulse to ALE duxing TI
	Before the falling edge of ALE, the address BME,
-	MIJO, DEN, and DTIR must be stable i.e
	DEN = High and DT/R = 0 bx 9nput of DT/R=1
	tor output.
-	The latching trailing edge of ALE, ICS 7415373 06
	8282 latches the address
	and 53-57 are auditable on ADI6/53-ADI9/
	S6 and BHE 157 · Also DEN is lowered to
_	enable transceiver
	iv. Incase of input operation, RD is activated
	during To and AD to ADIS go in High
	Impedance preparing tox input.
	1 1- It memory of I/O interface can nowh
	The isanstex immediately these age no
	wait states and data is output on
-	bus dusing T3.
-	?. † . 0.

Page No.

pg No: 2/5. of Q3 sign: Kich kaloul. 19. After the data is accepted by processor RD is Edispa high at beginning of Ty the memory or Ilo devere will disable its data signals. uil - For an output operation processor applies were and then the data on data bus during ix. In TY WR is raised high and data signals are disabled x. For either input or output operation, DEN is saised during 14 to disable the transceiver Also MID is set acrosding to next toanstex

at this time or during next II state. Thus

rength of bus cycle in 8086 is bus clock

cycle— If the bus is to be inactive

after completion of bus cycle, then the gap

between successive cycles is filled by ideal

state clock cycles state clock eyeles When memory or Ilo device is not able to respond quickly duxing transfer wait states (TW) are insexted between to and Ty by disabling the beady hout of 8086. The bis activity duting wait state is same as duxing T3

Teacher's Sign.:

K. W. (Calbud) page 3/5. of 93. Sign cycle the bus clk .. Address BHELOUT A9/9/4/93 Status DUT and BHE/52 AR-ADOadd tess Pata OUT ETDUWH-> ALE WITE WW = I/10 WRITE HIGH = MEMORY WRITE INR ETWLWH -DTIR DEN Wholte operation timing diagram for write operation in whilman mode of 8086

Page Na				
Date				

		Date
	pg. NO: 415. OF Q3. SPgn = 10:0.100	uaid.
B).	Algorithm Assembly language program.	7
	, , , , ,	
	Data SEGMENT.	
	Block DB "ABCDEEDCBA"	
	Pal DB OOH.	
	Data ENDS.	
	EXTRA SEGMENT.	
•	ande see Block 2 DB Dup(?)	
	EXTRA ENDS.	
	code SEGMENT	
	ASSUME CS: Code, DS: Data, E	s: Exteq
	Moy Ax Data	
	Mov Os, Ax.	
	MOV AX, Extra	
	Mov es, Ax	
	LEA SI Block!	
0	LEA DI Block2 + 9	
	MOY CX, OODAH.	
	Back + CLD	
	LoDSB	
	STO	
	STOSB	
	LOOP Back.	
	LEA SI BIOCKI	
	LEA \$DI Block 2	
	MOV CX, OODAH.	
	CLP	

Teacher's Sign.: _ PTO

The second second	Page No. Date
	pg.No: \$5 of 93 sign - K bi palace.
-	
-	
_	REPZ CMPSB.
	JNZ SKPP MOV Pal, OIH
	SKPP: INIT3.
	code ENDS
	END.
_	
-	
_	
_	
-	