

Name - Kalan? Kanan Ganyan

Semester : 5

Subject : Microprocessors

Seat No: CS5A021

Pg No: 1/5 of Q3

Sign: K.G. Kalan

A). Timing diagram for write operation in minimum mode is as described below:-

- i. When processor is ready to initiate the bus cycle it applies a pulse to ALE during T1. Before the falling edge of ALE, the address, BHE, M/IO, DEN, and DT/R must be stable i.e. DEN = High and DT/R = 0 for input or DT/R = 1 for output.
- ii. At latching trailing edge of ALE, ICs 74LS373 or 8282 latches the address.
- iii. During T2 the address signals are disabled and S3-S7 are available on AD16/S3-AD19/S6 and BHE/S7. Also DEN is lowered to enable transceivers.
- iv. In case of input operation, RD is activated during T2 and AD to AD15 go in high impedance preparing for input.
- v. If memory or I/O interface can perform the transfer immediately there are no wait states and data is output on bus during T3.

P.T.O.


pg. No: 2/5 of Q3 sign: k. n. k. n.

- vi. After the data is accepted by processor RD is raised high at beginning of T₄.
- vii. Upon detecting this transition during T₄ the memory or I/O device will disable its data signals.
- viii. For an output operation, processor applies WR=0 and then the data on data bus during T₂.
- ix. In T₄, WR is raised high and data signals are disabled.
- x. For either input or output operation, DEN is raised during T₄ to disable the transceivers. Also M₁₀ is set according to next transfer at this time or during next T₁ state. Thus length of bus cycle in 8086 is four clock cycle. If the bus is to be inactive after completion of bus cycle, then the gap between successive cycles is filled by idle state clock cycles.

When memory or I/O device is not able to respond quickly during transfers, wait states (T_w) are inserted between T₃ and T₄ by disabling the ready input of 8086. The bus activity during wait state is same as during T₃.

page 3/5 of Q3.

Sign p. 6 (Calculus)



Write operation

Timing diagram for write operation in minimum mode of 8086

pg. No.: 4/5 of Q3.

Sign: K.G. Kalanid

B). Algorithm Assembly language program.

```
Data      SEGMENT
Block     DB 'ABCDEEDCBA'
Pal       DB 00H.
```

```
Data      ENDS.
```

```
EXTRA     SEGMENT
Code      SEG Block2 DB Dup(?)
EXTRA     ENDS.
```

```
Code      SEGMENT
ASSUME    CS: Code, DS: Data, ES: Extra
MOV       AX, Data
MOV       DS, AX
MOV       AX, Extra
MOV       ES, AX
LEA       SI, Block1
LEA       DI, Block2 + 9
MOV       CX, 000AH.
```

```
Back:     CLD
          LODSB
          STD
          STOSB
          LOOP Back.
          LEA SI, Block1
          LEA DI, Block2
          MOV CX, 000AH.
          CLD
```

pg.No : 5/5 of Q3 sign : K. G. ralew.

REPZ CMPSB.

JNZ SKIP

MOV Pal, 01H

SKIP : INT3.

code ENDS

END.