Klaus2m5/AVR_emulated_6502_4SBC
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
master
Could not load branches
Nothing to show
Could not load tags
Nothing to show
{{ refName }}
default
Name already in use
A tag already exists with the provided branch name. Many Git commands accept both tag and branch names, so creating this branch may cause unexpected behavior. Are you sure you want to create this branch?
Code
-
Clone
Use Git or checkout with SVN using the web URL.
Work fast with our official CLI. Learn more.
- Open with GitHub Desktop
- Download ZIP
Sign In Required
Please sign in to use Codespaces.
Launching GitHub Desktop
If nothing happens, download GitHub Desktop and try again.
Launching GitHub Desktop
If nothing happens, download GitHub Desktop and try again.
Launching Xcode
If nothing happens, download Xcode and try again.
Launching Visual Studio Code
Your codespace will open once ready.
There was a problem preparing your codespace, please try again.
Latest commit
Git stats
Files
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
Modular 6502 SBC with emulated CPU The minimum system consists of an ATMega32, an SRAM IC and some components to provide a clock source and an RS232 interface. A serial EEPROM can be added as non volatile program storage. Examples in the source code showcase, how parallel IO can be added from simple latches to 65xx IO ICs. If you need a version for the ATMega16 go to the "low-flash" branch. The master branch now includes the optional IO subprocessor and the optional MMU with 512k RAM. The emulation provides: some of the ATMega's internal IO capabilities RS232 I²C/TWI SPI Timers Interrupt pins as IRQ and NMI inputs proper sequencing of tags for parallel IO devices glue logic replaced by emulation IO modules and simple registers a debugger & monitor outside of the emulated CPUs code space alter and display registers and memory program control – start, stop, single step & breakpoint trap undefined opcodes or STP instruction loading or booting code images to RAM from RS232 (monitor console) serial I²C or SPI EEPROM The achievable 6502 equivalent clock speed is approximately 2 MHz at 16 MHz ATMega clock. In order to combine the required IO blocks for your own SBC design, some AVR assembler knowledge is required. The emulator source code contains extensive comments about configurable items and the usage of emulated registers in the IO page.
About
Modular 6502 SBC with emulated CPU
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published