


# SINGLE SOURCE LIBRARY FOR HIGH LEVEL MODELLING AND DIGITAL DESIGN

Part I. Introduction

# Single Source design flow

- Single Source design flow uses the same SystemC code for
  - Digital design, SystemVerilog compatible with Intel ASIC/FPGA flow
  - Architecture exploration, performance evaluation
  - Virtual platform, fast SystemC simulation model compatible with Simics




# Single Source Library

- Single Source Library of high-level channels with two modes
  - Cycle accurate mode
    - Cycle accurate clocked design
    - No extra cost in area, performance, and power
  - Fast simulation mode
    - No clock, request(data)-driven simulation
    - No extra process activation, fast simulation
- New design style forced by the library
  - Simple and error-preventive API causes significant code simplification
  - Reduced number of processes, specially clocked threads




### **Library Overview**



Two implementations inside of the channels: cycle accurate and fast simulation

#### Use cases



# Library interfaces

Interface	Channels	Comment
sct_put_if	<pre>sct_initiator, sct_fifo, sct_base_port</pre>	<pre>bool ready() bool put(const T&amp;)</pre>
sct_get_if	<pre>sct_target, sct_fifo, sct_base_port</pre>	<pre>bool request() T get() T peek()</pre>
sct_fifo_if	<pre>sct_fifo inherits sct_put_if and sct_get_if</pre>	<pre>unsigned elem_num() bool almost_full(unsigned)</pre>
sct_in_if	sct_in	T read()
sct_inout_if	<pre>sct_out, sct_signal, sct_register, ff_sync</pre>	<pre>T read() void write(const T&amp; val)</pre>

# Library implementation and usage

- Library implemented in headers only
  - Project should include sct\_common.h
    - All required headers included inside
    - Namespace sct using added
- Defines and interfaces in sct\_ipc\_if.h
  - SCT\_TLM\_MODE if defined fast simulation mode enabled, by default cycle accurate mode
  - SCT\_DEFAULT\_TRAITS specifies clock and reset levels, default SCT\_POSEDGE\_NEGRESET
  - SCT\_TLM\_MODE and SCT\_DEFAULT\_TRAITS are usually defined in the project Makefile/CMakeList.txt

### SystemC processes

- SC\_METHOD for combinational logic
  - sensitivity list with all read signals/port and accessed target/initiator/fifo/...
  - sensitivity list does not contain reset
- SC\_THREAD for sequential logic
  - sensitivity list with all read signals/port and accessed target/initiator/fifo/...
  - reset specification with async\_reset\_signal\_is or/and sync\_reset\_signal\_is
- SCT\_THREAD same as SC\_THREAD, but clock is explicitly provided
  - SCT\_THREAD(func, clk)
  - required if no target/initiator/fifo/... are in process sensitivity, only signals/ports

# SystemC processes example






# SINGLE SOURCE LIBRARY FOR HIGH LEVEL MODELLING AND DIGITAL DESIGN

Part II. Initiator and Target

### Initiator and target

- Initiator and Target are intended to connect two modules
  - Initiator implements sct\_put\_if and should be used in one process to put requests
  - Target implements sct\_get\_if and should be used in one process to get requests which put by the connected Initiator



#### Put interface

sct_put_if	bool ready()	Return true if it is ready to put request
	<pre>void reset_put()</pre>	Reset this initiator/FIFO
	<pre>void clear_put()</pre>	Clear (remove) request put in this cycle
	bool put(const T& data)	Put request into initiator/FIFO if it is ready, return ready to request
	<pre>bool put(const T&amp; data, sc_uint<n> mask)</n></pre>	Put request into initiator/FIFO if it is ready, mask used to enable/disable put or choose targets in multi-cast put, return ready to request
	<pre>void b_put(const T&amp; data)</pre>	May-block put request, could be used in THREAD process only

#### Get interface

sct_get_if	bool request()	Return true if it has request to get
	<pre>void reset_get()</pre>	Reset this target/FIFO
	<pre>void clear_get()</pre>	Clear (return back) request got in this cycle
	T peek()	Peek request, return current request data, if no request last data returned
	T get()	Get request and remove it from FIFO/target, return current request data, if no request last data returned
	<pre>bool get(T&amp; data, bool enable)</pre>	Get request and remove it from FIFO/target if enable is true, return true if there is a request
	T b_get()	May-block get request, could be used in THREAD process only


## Initiator and target parameters

```
template< class T,
   class TRAITS = SCT CMN TRAITS,
   bool tlm mode = SCT CMN TLM MODE>
class sct initiator {
              bool sync = 0);
};
template< class T,
   class TRAITS = SCT CMN TRAITS,
   bool tlm mode = sct cmn tlm mode>
class sct target {
  sct target(sc module name name,
           bool sync = 0,
           bool always ready = 0);
};
```


```
// Payload data type
                                          // Clock edge and reset level traits
                                          // Cycle accurate (0) or fast simulation (1) mode
sct initiator(sc module name name, // Module name -- same as instance variable name
                                          // Sync register to pipeline request
                                          // Payload data type
                                          // Clock edge and reset level traits
                                          // Cycle accurate (0) or fast simulation (1) mode
                                         // Module name -- same as instance variable name
                                         // Is register required to pipeline request
                                         // Is always ready to get request
```

# Connection types

#### Combinational connection



#### **Buffered** connection



#### Combinational connection

- For target which is always ready
- Optional registers for request
- Full throughput

#### Buffered connection

- Optional registers for request
- Optional register for ready, automatically assigned to protect from combinational loop
- Optional FIFO
- Full throughput in every mode

## Initiator and target example


```
class A : sc module {
                                                void randProc() {
init.reset put();
A(const sc module name& name) {
                                                    wait();
   SC THREAD(randProc); sensitive << init;</pre>
                                                   while (true) {
                                                        T val = getRandom();
} }
class B : sc module {
                                                        sct target<T>
              SC NAMED(targ);
                                                        wait();
explicit B(const sc module name& name) {
   SC METHOD (checkProc); sensitive << targ;</pre>
                                                void checkProc() {
} }
class Top : sc module {
                                                    targ.reset get();
                                                    if (targ.request()) {
     SC NAMED (a);
                                                        intr = targ.get() == 42;
      SC NAMED (b);
  Top(const sc module name& name) {
     a.init.bind(b.targ);
} }
```

# Target with FIFO example


```
template<unsigned LENGTH>
                                       // FIFO size (maximal number of elements)
void add fifo(bool sync valid = 0,
                                       // Is register required to pipeline core req and core data
             bool sync ready = 0,
                                       // Is register required to pipeline core ready
             bool init buffer = 0);
                                       // Initialize all the elements with zeros
                                        // First element to get is always initialized to zero
template<class T>
struct A : public sc module {
   sct target<T> run{"run"};
    explicit A(const sc module name& name) : sc module(name) {
       run.clk nrst(clk, nrst);
       run.template add fifo<2>(1, 1); // Add FIFO with 2 element and registers in request/response
} }
```

### Initiator and target in top module

- Target and initiator can be instantiated in top module to be connected to testbench
  - no sync register allowed for top module and testbench targets/initiators
- For multi-language simulation BIND CHANNEL macro
  - BIND\_CHANNEL(dut\_module, dut\_channel, tb\_channel) for individual channel
  - BIND\_CHANNEL(dut\_module, dut\_channel, tb\_channel, size) for channel array/vector




# Target/Initiator ports




```
template<class T>
struct Child : public sc module {
    sct target<T>
                       run{"run"};
    sct initiator<T>
                       resp{"resp"};
};
template<class T>
struct Parent: public sc module
    // Target/initiator ports
    sc port<sct target<T>>
                                 run;
    sc port<sct initiator<T>>
                                 resp;
    Child<T>
                                 child{"child"};
    Parent(sc module name) : sc module(name) {
        run(child.run);
        resp(child.resp);
 } }
```

# Multi-initiator and Multi-target

#### Multi-initiator connection



#### Multi-target connection






# SINGLE SOURCE LIBRARY FOR HIGH LEVEL MODELLING AND DIGITAL DESIGN

Part III. FIFO and signals

#### **FIFO**



- FIFO usages
  - Inter-process communication inside of a module
  - 2. Buffer for a process
  - 3. Internal buffer for a target
- FIFO parameters
  - Size
  - Synchronous/combinational for request and ready paths

## FIFO interface

sct_fifo_if	<pre>inherits sct_put_if<t> and sct_get_if<t></t></t></pre>	
	unsigned size()	FIFO LENGTH
	<pre>unsigned elem_num()</pre>	Number of elements in FIFO, value updated last clock edge for METHOD, last DC for THREAD
	<pre>bool almost_full(unsigned N)</pre>	Return true if FIFO has (LENGTH-N) elements or more, value updated last clock edge for METHOD, last DC for THREAD
	<pre>bool almost_empty(unsigned N)</pre>	Return true if FIFO has N elements or less, value updated last clock edge for METHOD, last DC for THREAD

### FIFO parameters

## Minimal FIFO size required

Initiator process	Target process	sync_valid	sync_ready	Minimal FIFO size
method	method	0	0	1
method	method	0	1	1
method	method	1	0	1
method	method	1	1	2
thread	thread	0	0	2
thread	thread	0	1	3
thread	thread	1	0	3
thread	thread	1	1	4

https://github.com/intel/systemc-compiler/wiki/SingleSource-library

# Producer/consumer with FIFO in methods

```
void producerProc() {
    fifo.reset_put();
    if (enbl && fifo.ready()) {
        fifo.put(getSomeVal());
    }
}
void consumerProc() {
    fifo.reset_get();
    if (fifo.request()) {
        T val = fifo.get();
        doSomething(val);
    }
}
```

### Producer/consumer with FIFO in threads

```
sc in<bool>
                  clk{"clk"};
sc in<bool>
                nrst{"nrst"};
sct fifo<T, 2> fifo{"fifo"};
sct signal<bool>
                   enbl{"enbl"};
explicit A(const sc module name& name) :
sc module(name) {
   fifo.clk nrst(clk, nrst);
   SCT THREAD(producerProc, clk);
    sensitive << fifo.PUT << enbl;
    async reset signal is(nrst, 0);
   SCT THREAD(consumerProc, clk);
    sensitive << fifo.GET;</pre>
    async reset signal is(nrst, 0);
```


```
void producerProc() {
    fifo.reset_put();
    wait();
    while (true) {
        if (enbl) fifo.b_put(prodValue());
        wait();
}

void consumerProc() {
    fifo.reset_get();
    wait();
    while (true) {
        consValue(fifo.b_get());
        wait();
}
```

#### One process stores requests in FIFO

```
struct Top : public sc module {
                                                        void storeProc() {
   sc in<bool> clk{"clk"};
                                                            fifo.reset();
   sc in<bool> nrst{"nrst"};
                                                            wait();
   sct fifo<T, 5> fifo{"fifo"};
                                                            while (true) {
   Top(sc module name name) : sc module(name)
                                                              if (fifo.ready()) {
                                                                  fifo.put(getSomeValue());
       fifo.clk nrst(clk, nrst);
                                                               wait();
       SCT THREAD(storeProc, clk);
                                                               if (fifo.request()) {
       sensitive << fifo; // fifo.PUT & fifo.GET</pre>
                                                                  doSomething(fifo.get());
       async reset signal is(nrst, 0);
} }
```

# Signals inside module




- Signal is wire or registers depends on context
  - sct\_signal<T>
  - can be written in 1 process, read in many process
  - process reads signal should include it into sensitivity list

# Signals and ports example

```
using T = sc uint<16>;
sc in<bool> clk{"clk"};
sc in<bool> nrst{"nrst"};
sct in<bool> enbl{"enbl"};
sct signal<T>
             data{"data"};
sct out<T>
               out{"out"};
explicit A(const sc module name& name) :
sc module(name) {
   SCT THREAD(threadProc, clk);
   sensitive << enbl;
   async reset signal is(nrst, 0);
   SC METHOD (methProc);
   sensitive << data;
```

# Ports and signals between modules




- Reduce some ports with signal to port connection
  - One child module can be bound to another one w/o extra signals in parent
  - Used defined function to bind module ports to signals

# Ports bound example

```
class A : public sc module {
 sct in<T> in{"in"};
 void proc() {
   } }
class B : public sc module {
 sct out<T> out{"out"};
 void proc() {
   } }
class parent : public sc module {
  A a{"a"};
  B b{"b"};
   sct signal<T> sig{"sig"};
   parent(...) {
     a.in(sig);
     b.out(sig);
} }
```

## Ports bound to parent module




```
class A : public sc module {
  sct in<T> in{"in"};
  sct out<T> out{"out"};
 void proc() {
     T var = in.read(); // Call parent in.read()
} }
class parent : public sc module {
   A a{"a"};
    sct in<T> in{"in"};
    sct out<T> out{"out"};
   parent(...) {
       // Child module port bound to parent one
       a.in(in);
       a.out(out);
} }
```




# SINGLE SOURCE LIBRARY FOR HIGH LEVEL MODELLING AND DIGITAL DESIGN

Part IV. Other channels

# Pipe





- Intended to pipeline combinational logic and enable re-timing
  - can be used in method/thread
  - supports put bubbles and get backpressure
  - in generated SV replaced with specified component

### Pipe parameters

## Pipe example


```
sc in<bool>
                      SC NAMED(clk);
sc in<bool>
                      SC NAMED(nrst);
sct target<T>
                      SC NAMED (run);
sct initiator<T>
                       SC NAMED (resp);
sct fifo<T, 5>
                       SC NAMED (pipe);
explicit A(const sc module name& name) :
sc module(name) {
    run.clk nrst(clk, nrst);
    resp.clk nrst(clk, nrst);
    pipe.clk nrst(clk, nrst);
    SC METHOD (methProc);
    sensitive << pipe << run << resp;</pre>
```

```
void methProc() {
    run.reset_get();
    resp.reset_put();
    pipe.reset();

if (pipe.ready() && run.request()) {
        // Heavy computation to be pipelined
        T data = compute(run.get());
        pipe.put(data);
    }

if (pipe.request() && resp.ready()) {
        resp.put(pipe.get());
    }
}
```

## Register



- Register used to have state in method process
  - Register value updated at clock edge
  - Used to avoid extra clocked thread process
- Register is written by one process
- Register is read
  - typically, by the same process as written
  - other method processes
- Register should be added to sensitivity list of process where it is read

### Register example

```
sct_signal<bool> req{"req"};
sct_register<T> cntr{"cntr"};


A(sc_module_name name) : sc_module(name) {
    cntr.clk_nrst(clk, nrst);

    SC_METHOD(methProc);
    sensitive << req << cntr;
}</pre>
```

```
void methProc() {
    cntr.reset();

    // Register counts number of request up to N
    if (cntr.read() > N) {
        cntr.write(0);
    } else
    if (req) {
        cntr.write(cntr.read()+1);
    }
}
```

# Flip-Flop Synchronizer



- Synchronizer 1 or 2 FF, 1bit data (bool)
  - Synchronizer can be used in thread and method processes

- Synchronizer implements sct inout if
- reset () function to be called in thread process reset section only

# Synchronizer example

```
struct A : public sc_module
{
    sct_target<T> targ{"targ"};
    sct_ff_synchronizer<2> sync{"sync"};
    sct_out<bool> out{"out"};

A(sc_module_name name) : sc_module(name) {
    sync.clk_nrst(clk, nrst);

    SC_METHOD(writeProc);
    sensitive << targ;

    SC_METHOD(readProc);
    sensitive << sync;
}</pre>
```

```
void writeProc() {
    sync = 0;
    if (targ.request()) {
        sync = targ.get();
    }
}
void readProc() {
    out = sync.read();
}
```


# Clock generator

- sct\_clock<> is clock generator like sc\_clock with enable/disable control
  - In fast simulation mode only clock period is used

```
// Enable clock activity, clock is enabled after construction
void enable();
// Disable clock activity, can be called at elaboration phase
void disable();
// Register clock gate signals/ports to control clock activity
void register_cg_enable(sc_signal_inout_if<bool>& enable);
// Get clock period
const sc_time& period() const;

sct_clock<> clk{"clk", 1, SC_NS};
explicit A(const sc_module_name& name) : sc_module(name) {
    if (SCT_CMN_TLM_MODE) {
        clk.disable();
}}
```

# Clock gating



- sct\_clk\_gate\_cell and sct\_clk\_signal used together to provide clock gating
- sct\_clk\_signal has no delta cycle delay

## Clock gating example

```
SC MODULE (A) {
  sc in clk
          SC NAMED(clk);
  sc in<bool>
               SC_NAMED(nrst);
  sct clk signal
SC NAMED(clk out);
  sc in<bool>
                SC NAMED(clk in);
  explicit A(const sc module name& name) : sc module(name) {
    clk_gate.clk_in(clk);
                   // Clock input
    clk in(clk out);
    SCT THREAD(thrdProc, clk in.pos(), nrst); // Use clock input bound to gated clock
    async reset signal is(nrst, 0);
} } ;
```

# Specify clock edge and reset level

- Clock edge and reset level normally are the same for the design
  - To update them for whole design SCT\_DEFAULT\_TRAITS should be defined
  - To specify clock edge/reset level for individual channels, template parameter should be used

```
sc_in<bool> nrst{"nrst"};
sct_target<T, SCT_NEGEDGE_POSRESET> run{"run"};
sct_initiator<T, SCT_POSEDGE_NEGRESET> resp{"resp"};

A(sc_module_name name) : sc_module(name) {
   SCT_THREAD(thrdProc, clk); // SCT_DEFAULT_TRAITS::CLOCK used here
   async_reset_signal_is(nrst, SCT_DEFAULT_TRAITS::RESET);
}
```

### Reset/initialization for channels

- SS channels need to be reset with specified reset(), reset\_get() and reset\_put()
  - In thread every channel used in this process should be initialized in the reset section
  - In method every channel used in this process is initialized in the beginning of the process or accessed at all execution path in the process code

```
sct initiator<T> init{"init"};
sct target<T> targ{"targ"};
sct fifo<T, 2> fifo{"fifo"};
sct synchnoizer<2> sync{"sync"};
void thrdProc() {
                                                 void methodProc() {
   // Mandatory required
                                                    // Optional, if accessed not at all paths
   init.reset put();
                                                    init.reset put();
   targ.reset get();
                                                    targ.reset get();
                                                    fifo.reset put(); // or reset get()
   fifo.reset put(); // or reset get()
   sync.reset();
                                                    sync.reset();
   wait();
                                                    ...}
    ...}
```

# C++ struct as channel payload

```
struct Rec t {
                                                         sct target<Rec t> run{"run"};
    bool enable;
    sc uint<16> addr;
                                                         void methProc() {
    Rec t() : enable(false), addr(0) {}
                                                            run.reset get();
    bool operator == (const Rec t& r) const
                                                            if (run.request()) {
       return (enable==r.enable && addr==r.addr);
                                                               Rec t data = run.get();
} } ;
namespace std {
inline ::std::ostream& operator << (</pre>
    ::std::ostream& os, const Rec t& r) {
    os << r.enable << r.addr; return os;
} }
namespace sc core {
 void sc_trace(sc trace file*, const Rec t&,
                const std::string&) {
} }
```

#### **Contacts**

- Wiki: <a href="https://github.com/intel/systemc-compiler/wiki/SingleSource-library">https://github.com/intel/systemc-compiler/wiki/SingleSource-library</a>
- GitHub repo: <a href="https://github.com/intel/systemc-compiler">https://github.com/intel/systemc-compiler</a>
- This training videos are available by request

