GxHash: A High-Throughput, Non-Cryptographic Hashing Algorithm Leveraging Modern CPU Capabilities

Olivier Giniaux

Abstract

In the rapidly evolving landscape of data processing and cybersecurity, hashing algorithms play a pivotal role in ensuring data integrity and security. Traditional hashing methods, while effective, often fail to fully utilize the computational capabilities of modern processors. This paper introduces the GxHash hashing algorithm, a novel approach that harnesses the power of high instruction-level parallelism (ILP) and Single Instruction, Multiple Data (SIMD) capabilities of contemporary CPUs to achieve high-throughput non-cryptographic hashing. Through a comprehensive analysis, including benchmarks and comparisons with existing methods, we demonstrate that GxHash significantly outperforms conventional algorithms in terms of speed and computational efficiency without compromising on security. The paper also explores the implications, limitations, and avenues for future research in this burgeoning field.

Contents			4	
1	Introduction 1.1 Motivations	2		4.1 Pipe Width 9 4.2 Compression 9 4.3 Finalization 10 4.4 Implementation Details 10 4.4.1 CPU Alignement 10 4.4.2 Low-Overhead Looping 10
2	Related Work 2.1 The Merkle–Damgård Construction 2.2 The Wide-Pipe Construction Variant 2.3 Other Variants 2.3.1 Sponge Construction 2.3.2 HAIFA Construction 2.3.3 Tree Hashing	3 3 4 4 4 4	5	4.4.3 Padding
3	High ILP Construction 3.1 ILP Awareness	6	6	Discussion 21 6.1 Limitations 21 6.1.1 Portability 21 6.1.2 Compiler Dependencies 21 6.2 Future Work 21 Conclusion 21

1 Introduction

1.1 Motivations

As a software engineer at Equativ, a company specializing in high-performance AdServing backends that handle billions of auctions daily, I face unique challenges in maximizing throughput while minimizing latency. In this high-stakes environment, every millisecond counts, and the performance of underlying data structures becomes critically important. We heavily rely on in-memory caches and other hash-based data structures, making the efficiency of hashing algorithms a non-trivial concern in our system's overall performance.

While diving into the theory of hashing out of both necessity and intellectual curiosity, I discovered that existing hashing algorithms, including those built on well-known constructions like Merkle–Damgård, are not optimized to exploit the full capabilities of modern general-purpose CPUs. These CPUs offer advanced features such as Single Instruction, Multiple Data (SIMD) and Instruction-Level Parallelism (ILP), which remain largely untapped by current hashing methods.

The challenge of creating a faster, more efficient hashing algorithm became not just a professional necessity but also a personal quest. It was both challenging and exhibit at to delve into hashing theory and experiment with new approaches. The result is what I believe to be the fastest non-cryptographic hashing algorithm developed to date.

The primary motivation behind this research is to bridge the existing performance gap by designing a hashing algorithm that fully leverages SIMD and ILP capabilities. The aim is to achieve an order-of-magnitude improvement in hashing speed, thereby revolutionizing the efficiency of various applications, from databases to real-time analytics and beyond.

In summary, this work is driven by both the practical needs of my professional environment and a personal passion for pushing the boundaries of what is technically possible in the realm of hashing algorithms.

1.2 Scope Limitation

This paper primarily investigates methods for enhancing the throughput of non-cryptographic hashing algorithms, which are commonly used in a variety of time-sensitive applications, including but not limited to hashmap lookups. In such contexts, hash computation is often expected to be extremely fast, typically requiring execution times ranging from nanoseconds to microseconds. Given these considerations, the paper intentionally excludes Thread-Level Parallelism (TLP) as a viable strategy for performance optimization.

Firstly, it's worth mentioning that TLP is orthogonal to the methods being explored in this paper. TLP focuses on optimizing coarser-grained operations by distributing tasks across multiple threads, which doesn't directly align with the fine-grained performance improvements we aim to achieve.

Secondly, introducing TLP would necessitate the incorporation of task scheduling, synchronization, and context switching. These overheads, while perhaps manageable in applications that can afford greater latencies, become less justifiable when aiming for high-throughput, low-latency operations that are typical in non-cryptographic hashing scenarios.

In summary, while TLP might be a suitable performance optimization strategy in other computational contexts, we chose to leave it aside in this paper.

1.2.1 Portability

2 Related Work

The field of hashing algorithms has been a subject of extensive research and development, tracing its roots back to foundational architectures like the **Merkle–Damgård** Construction[7][3], introduced in 1989. Over the years, this area has seen a plethora of innovations, each attempting to address various aspects of hashing—be it collision resistance, distribution uniformity, or computational efficiency. While cryptographic hashing has often been the focal point of research, non-cryptographic hashing algorithms have also garnered attention for their utility in data structures like hashmaps and caches.

In this section, we will explore some of the seminal works and recent advancements in the realm of hashing algorithms to contextualize our research.

2.1 The Merkle–Damgård Construction

The Merkle–Damgård construction serves as the foundational architecture for many existing hash functions. It operates by breaking down an input into fixed-size blocks, which are then processed sequentially through a compression function. The output of each block feeds into the next, culminating in a final, fixed-size hash.

To formalize it, let us denote a hash function $h: \{0,1\}^{n_b \times s_b} \to \{0,1\}^{s_h}$, where:

- M represents an input message that is divided into n_b blocks, each of s_b bits. In formal notation, $M = M_1 \parallel M_2 \parallel \cdots \parallel M_{n_b}$.
- The output is a hash value with a fixed bit-length s_h .

Before proceeding to the formal definition, we need to establish the key functional components that constitute the Merkle–Damgård architecture:

- A compression function $f: \{0,1\}^{s_b} \times \{0,1\}^{s_b} \to \{0,1\}^{s_b}$,
- A finalization function $g: \{0,1\}^{s_b} \to \{0,1\}^{s_h}$,
- An initialization vector 0^{s_b} , comprised of s_b zero bits,

With these components, the hash function h may be articulated as follows:

$$h(M) = g(f(\dots f(f(0^{s_b}, M_1), M_2) \dots, M_{n_b}))$$




Figure 1: Merkle–Damgård Construction Overview

2.2 The Wide-Pipe Construction Variant

The **Wide-Pipe** construction serves as a variant of the traditional Merkle–Damgård architecture and aims to improve the hash function's cryptographic resilience.

The standard Merkle-Damgård construction has been found vulnerable to certain types of cryptographic attacks,

including length extension and multicollision attacks. The Wide-Pipe variant mitigates these vulnerabilities by modifying the hash function's internal state. In this construction, the size of the internal state (s_b) is deliberately made much larger than the size of the hash output (s_b) , as expressed by the inequality:

$$s_b \gg s_h$$

This design choice serves to complicate potential attack vectors by introducing a greater level of computational complexity. As a result, the hash function gains increased resistance against certain types of attacks that exploit the limitations of the Merkle–Damgård construction.

While performance remains our primary focus, the algorithm we examine in this paper incorporates the Wide-Pipe idea. By doing so, it offers a dual advantage: performance efficacy, which is central to this study, along with good cryptographic resilience, which is an undeniable advantage even in the realm of non-cryptographic hash functions.

2.3 Other Variants

While the classical Merkle–Damgård construction provides a reliable framework for cryptographic hash functions, there are a wide number of variants [8]. In this section, we discuss some of the most popular variants around opportunities for performance enhancement.

2.3.1 Sponge Construction

The Sponge construction, proceeds in two phases: absorption and squeezing. During the absorption phase, blocks of input data are XORed into a portion of the internal state, followed by a cryptographic permutation of the entire state. Importantly, each absorption step is inherently sequential, as it relies on the state resulting from the cryptographic permutation of the previous step. Consequently, the algorithm cannot benefit from instruction-level parallelism during the absorption phase. The squeezing phase, which follows the absorption of all input blocks, generates the output hash from the internal state. The opportunity for parallelization with the Sponge construction is thus constrained by its sequential nature during the absorbing phase.

2.3.2 HAIFA Construction

The HAsh Iterative FrAmework (HAIFA) not only mitigates vulnerabilities but also incorporates features like support for a configurable number of rounds and real-time incremental hashing. However, like the standard Merkle–Damgård and Sponge constructions, the HAsh Iterative FrAmework (HAIFA) is also inherently sequential in its processing of message blocks. Each iteration of the compression function in HAIFA depends on the outcome of the previous iteration. This dependency chain means that the construction does not naturally lend itself to instruction-level parallelism (ILP), although other types of optimizations may still be possible depending on the specific implementation and hardware architecture.

2.3.3 Tree Hashing

Tree hashing breaks the input message into smaller fragments and processes them independently in a tree-like structure. While tree-based hashing constructions offer a degree of parallelism, it is essential to recognize their inherent limitations. The extent of parallelization diminishes progressively as we move upward through the tree, owing to the dependencies between higher-level nodes. Here's a breakdown:

- Leaf Level: At this level, all blocks are independent, allowing the hashing operations to occur in parallel. If n is the number of leaves, then $\frac{n}{2}$ parallel operations can occur for an even n, or $\frac{n-1}{2} + 1$ for an odd n.
- Second Level and Above: The second level requires the hash results from the first level. Each node at the second level depends on two nodes from the level below, effectively halving the potential parallelism. This pattern of diminishing parallelization continues in subsequent levels.
- **Final Level:** At the top of the tree, we are left with a single hash that relies on the two hashes beneath it. This operation is inherently sequential.

Although the tree-based hashing approach has a theoretical advantage in parallelization, practical implementations often face several challenges that can impact efficiency. These issues can make tree hashing hardly as efficient as a sequential structure for certain applications. Here are the primary factors:

- Synchronization Overhead: The parallel nature of the algorithm necessitates synchronization between different processing threads or units, especially at higher tree levels where dependencies exist. This overhead counters the gains from parallelization.
- **Memory Consumption:** Tree constructions typically require more memory to store intermediate hash values, particularly when branching factors are high. Memory allocation and fragmentation usually impact performance.
- Cache Efficiency: Unlike sequential algorithms that can benefit from cache locality, the tree-based approach
 often has to handle multiple non-contiguous data blocks, potentially leading to cache misses and reduced efficiency.
- Implementation Complexity: The algorithmic and data-structure requirements for implementing tree-based hashing are more complex than those of a straightforward sequential hashing algorithm. The increased complexity can introduce more room for errors and maintenance challenges.

In light of these practical challenges, tree-based constructions might not be the best fit given our high-performance goals and the architecture of today's general-purpose computers.

3 High ILP Construction

Most modern general-purpose CPUs employ a superscalar architecture which enables Instruction-Level Parallelism (ILP). Minimizing dependencies in an algorithm allows a superscalar processor to execute more instructions concurrently, thus maximizing its inherent parallelism and overall performance. The key limitation for ILP in the Merkle–Damgård construction is the inherent sequential dependency: each block's hash depends on the result of hashing the previous block.

3.1 ILP Awareness

While compilers and CPUs employ various techniques to optimize ILP, their capabilities are often constrained by the inherent data dependencies in the code. It's for this reason that algorithmic design can be pivotal. By structuring algorithms to minimize dependency chains from the outset, we create opportunities for higher ILP that even the most advanced compiler optimizations and CPU features cannot achieve alone. Therefore, algorithmic design that is mindful of ILP can be a game-changer for performance optimization.

3.1.1 Example

Let's take a FNV-like hashing function. The "naive" way to process an array of elements would look like the baseline method, as shown in Rust snippet (Figure 2). As we can see, every loop iteration requires the value of h, which has been computed the iteration before. Here we have a dependency chain, preventing the compiler from doing any optimization.

To make ILP possible, for the function temp we unroll the loop and hash a few inputs altogether, independently from h, and mix it once thereafter with h. We still have a dependency chain on h, but for fewer iterations. The temporary hashes are independent and thus eligible for ILP.

Another track taken for the function laned is to unroll the loop and hash on separate lanes, and then mix the lanes together upon exiting the loop. Each lane has its own dependency chain but also on fewer iterations.

```
const PRIME: u64 = 0x00000100000001b3;
                                                              1 fn temp(input: &[u64]) -> u64 {
                                                                      let mut h: u64 = OFFSET;
   const OFFSET: u64 = 0xcbf29ce484222325;
2
                                                               2
                                                                      let mut i: usize = 0;
3
                                                               3
                                                                      while i < input.len() {</pre>
   #[inline]
4
                                                               4
   fn hash(hash: u64, value: u64) -> u64 {
                                                                          let mut tmp: u64 = input[i];
        (hash ^ value) * PRIME
                                                               6
                                                                           tmp = hash(tmp, input[i + 1]);
6
                                                                           tmp = hash(tmp, input[i + 2]);
7
                                                               7
                                                                          tmp = hash(tmp, input[i + 3]);
tmp = hash(tmp, input[i + 4]);
   fn baseline(input: &[u64]) -> u64 {
9
                                                               9
       let mut h = OFFSET;
10
                                                              10
       let mut i: usize = 0;
                                                                           h = hash(h, tmp);
11
                                                              11
       while i < input.len() {</pre>
12
                                                              12
                                                                           i = i + 5;
            h = hash(h, input[i]);
                                                              13
13
                                                                      }
14
                                                              14
            i = i + 1;
15
                                                              15
                                                                      h
16
                                                              16
       h
17
                                                              17
                                                                 fn laned(input: &[u64]) -> u64 {
  }
18
                                                              18
                                                                      let mut h1: u64 = OFFSET;
19
                                                              19
   fn unrolled(input: &[u64]) -> u64 {
                                                                      let mut h2: u64 = OFFSET;
20
                                                              20
       let mut h: u64 = OFFSET;
                                                                      let mut h3: u64 = OFFSET;
21
                                                              21
       let mut i: usize = 0;
                                                                      let mut h4: u64 = OFFSET;
22
                                                              22
       while i < input.len()</pre>
                                                                      let mut h5: u64 = OFFSET;
23
                                                              23
            h = hash(h, input[i]);
                                                                      let mut i: usize = 0;
24
                                                              24
            h = hash(h, input[i + 1]);
                                                                      while i < input.len() {</pre>
25
                                                              25
            h = hash(h, input[i + 2]);
                                                                          h1 = hash(h1, input[i]);
                                                              26
26
            h = hash(h, input[i + 3]);
                                                                          h2 = hash(h2, input[i + 1]);
27
                                                              27
            h = hash(h, input[i + 4]);
28
                                                              28
                                                                          h3 = hash(h3, input[i + 2]);
                                                                          h4 = hash(h4, input[i + 3]);
h5 = hash(h5, input[i + 4]);
29
                                                              29
            i = i + 5;
30
                                                              30
       }
                                                              31
       h
                                                                           i = i + 5;
32
                                                              32
   }
                                                              33
33
                                                                      hash(hash(hash(h1, h2), h3), h4), h5)
                                                              34
                                                              35
```

Figure 2: FNV-like hash functions in Rust

3.1.2 Benchmark

Here are the timing on both an x86 and an ARM CPU. It also includes timing for the function unrolled, to show that performance increase comes indeed from ILP and not the loop unrolling itself. We can see that temp and laned performed equally, leveraging ILP for a significant performance increase over the baseline.

CPU	baseline	unrolled	temp	laned
AMD Ryzen 5 5625U (x86 64-bit)	92.787 μs	$93.047~\mu s$	$37.516 \ \mu s$	37.434 μs
Apple M1 Pro (ARM 64-bit)	$125.23~\mu s$	$124.42~\mu s$	$28.507~\mu s$	30.716 μs

Figure 3: Benchmark timings for ILP example

While the temp and laned functions won't yield exactly the same hashes as the baseline, they serve the same purpose, while being much faster. Both approaches have their pros and cons. As the laned explicitly declares n variables for our lanes, this approach is simpler in regards to compiler analysis and is thus more likely to benefit from ILP, regardless of the compiler or programming language used. The following section will delve more in depth into the definition of a Laned Construction.

3.2 The Laned Construction

The Laned Construction introduces k_b lanes, and processes the message by groups of k_b blocks, so that for a given group each of the k_b block and be processed on its own lane. This way, we have k_b independent dependency chains. The lane hashes can then be compressed altogether thereafter upon exiting the loop.

3.2.1 Intermediate Hashes

Let's define $n_g = \lfloor n_b/k_b \rfloor$ as the number of whole groups of k_b message blocks. For each lane we compute an intermediate hash, H_i , as follows:

$$H_{1} = f(\dots f(f(f(0^{s_{b}}, M_{0k_{b}+1}), M_{1k_{b}+1}), M_{2k_{b}+1}) \dots, M_{n_{g}+1})$$

$$H_{2} = f(\dots f(f(f(0^{s_{b}}, M_{0k_{b}+2}), M_{1k_{b}+2}), M_{2k_{b}+2}) \dots, M_{n_{g}+2})$$

$$\vdots$$

$$H_{k_{b}} = f(\dots f(f(f(0^{s_{b}}, M_{0k_{b}+k_{b}}), M_{1k_{b}+k_{b}}), M_{2k_{b}+k_{b}}) \dots, M_{n_{g}+k_{b}})$$

3.2.2 Final Hash

The final hash H is calculated using f to compress the intermediate hashes and the remaining message blocks (if any), which is then passed through g:

$$h(M) = g\left(f(\dots f(f(0^{s_b}, H_1), H_2) \dots, H_{k_b}), M_{k_b n_a + 1} \dots, M_{n_b}\right).$$




Figure 4: Laned Construction Overview

4 The GxHash Algorithm

The **GxHash** hashing algorithm is designed to maximize throughput by optimizing for Instruction-Level Parallelism (ILP) and making extensive use of Single Instruction, Multiple Data (SIMD) instructions. Notably, while these optimization avenues are orthogonal — focusing on parallelized and vectorized instructions respectively — they collectively harness the full potential of modern CPU architectures.

This design philosophy introduces specific constraints for the compression and finalization functions:

- Utilization of Hardware Intrinsics: To achieve the SIMD-oriented goal, arithmetic operations are tailored to be compatible with both x86 and ARM Neon intrinsics.
- Efficiency through Simplicity: Minimizing the number of operations is crucial, as fewer operations typically
 translate to faster execution.
- Hash Quality Assurance: Despite these performance optimizations, the algorithm must ensure a minimum level of hash quality to maintain low collision probabilities.

In the next sections, we'll delve into the specific operations and transformations chosen for the compression and finalization functions of the **GxHash-0** (version 0) algorithm.

4.1 Pipe Width

To optimize throughput, the pipe width s_b is set to match the native width of the CPU's SIMD registers. This alignment ensures that each SIMD instruction operates on the entire pipe width, maximizing data processed per instruction. Given that typical SIMD registers are at least 128 bits in width, the pipe width surpasses common 32-bit or 64-bit output hash sizes. Consequently, the GxHash design aligns with the characteristics of a wide-pipe construction, as discussed in section 2.2. This makes GxHash more resistant to multicollision attacks.

4.2 Compression

The role of the compression function is to transform a larger input (or message) into a smaller, fixed-size output. Due to this inherent reduction in size, the compression function cannot be bijective.

To delve deeper into this, consider the definition of a bijective function. A function is bijective if and only if it is both injective (one-to-one) and surjective (onto). In simpler terms, for every unique input, there is a unique output, and every possible output has a corresponding input.

Given the nature of the compression function $f: \{0,1\}^{s_b} \times \{0,1\}^{s_b} \to \{0,1\}^{s_b}$, where the domain is much larger than the codomain $(s_b \times s_b > s_b)$, it becomes mathematically impossible for the function to be one-to-one. There will inevitably be multiple different inputs that map to the same output, known as collisions.

With the inevitable non-bijectivity, the performance requirements and the limited set of available SIMD intrinsics, the selection for the compression has to be empirical, thus implying specifying a version to account for these current choices that may be improved in future versions.

In practice, the **GxHash-0** uses a combination of SIMD 8-bit wrapping add and state-wide circular shift of one. The addition is a simple way to mix the state with the next message block bits, while providing an arithmetic carry which helps in regard to distribution (as opposed to a XOR for instance). Adding on a 8-bit basis also helps in regards to distribution, as opposed to adding on larger bit widths. This operation alone however comes with several weaknesses:

- Such a simple operation is inherently weak to different kind of attacks. This can however be partially addressed with a more robust bit mixing for the finalization function. In the context of non-cryptographic hashing, which is the scope of usage of our algorithm, we think it is an acceptable compromise.
- A major issue lies in the addition being associative $(a \cdot b) \cdot c = a \cdot (b \cdot c)$. An associative compression function would make the hashing algorithm insensitive to the ordering of the input message blocks, which is something we want to avoid. To address this, we circularly shift the state bits by one.

While mathematically collisions are inevitable due to the inherent non-bijectivity, odds of collisions using the GxHash-0 compression remain statically low given the uniformity of distribution, although those collisions are predictable due to the inherent simplicity of the function.

```
1 // For ARM 64-bit
                                                            // For x86 64-bit
2
                                                         2
                                                            use core::arch::x86_64::*;
  use core::arch::aarch64::*;
3
                                                         3
                                                            pub fn compress(a: __m256i, b: __m256i)
  pub fn compress(a: int8x16_t, b: int8x16_t)
                                                         5
   -> int8x16_t {
                                                         6
                                                               __m256i {
       let sum: int8x16_t = vaddq_s8(a, b);
                                                                let sum: state = _mm256_add_epi8(a, b);
7
                                                                return _mm256_alignr_epi8(sum, sum, 1);
       return vextq_s8(sum, sum, 1);
9
```

Figure 5: GxHash-0 Compression in Rust

4.3 Finalization

The finalization process in the GxHash-0 algorithm is crucial to ensure the transformation of its internal state into a fixed-size, uniformly distributed hash output. This process is delineated into two primary steps: mixing the bits and reducing to the desired hash size.

This mixing step is responsible for ensuring the even distribution of bits in the state, thereby reducing patterns or biases that might arise from the input data or the compression process. Given the inherent simplicity of the GxHash-0 compression, it is worth for the finalization to incorporate slightly more intricate bit mixing operations, especially given it runs only once per message hashed, as opposed to the compression that occurs once for each block.

Leveraging SIMD capabilities can help in regard to performance and efficiency, which remains for us a primary consideration. Fortunately, both x86 and ARM architectures provide AES (Advanced Encryption Standard) intrinsics that serve as efficient tools for bit mixing. The use of three AES block cipher rounds ensures a robust diffusion of bits across the state at a cheap computational cost.

The AES keys can be set changed, providing a way to have unique hashes per-application and even per-process, protecting from eventual precomputed or replay attack attempts.

Once the state's bits have been thoroughly mixed, the next step is to reduce this state into a smaller, fixed-size hash output, typically 32 or 64 bits. There are several approaches to this, one being combiniting the X-bit integer parts of the mixed state together (by xoring them together for instance). GxHash0 takes a simpler path by reinterpreting our state into a smaller X-bit value, assuming an uniform distribution at the mixing stage thanks to the 3 rounds of AES. This allow the GxHash0 algorithm to generate hashes of any size up to s_b bits with virtually no additional computational cost.

4.4 Implementation Details

4.4.1 CPU Alignement

Data alignment in memory, commonly referred to as CPU alignment, directly impacts the efficiency of data access and processing. The CPU is optimized to access data from addresses that align with its natural word size. When data is properly aligned, the CPU can retrieve and process it in fewer cycles, resulting in increased computational efficiency.

In practice, programs typically allocate memory with alignment, ensuring data is generally aligned. However, a given input message to our hash function is still not guaranteed to be aligned. To handle this case, we can either read our data with an offset to account for the misalignment (at the cost of a much-increased complexity) or use specific SIMD intrinsics designed to handle potentially unaligned data.

Benchmarks conducted show a less than 20% performance degradation on both our x86 and ARM hardware when using the second solution. This is the chosen solution for GxHash-0.

4.4.2 Low-Overhead Looping

While the looping semantics will vary from one language to another, any overhead from looping over the input message blocks is likely to directly affect the overall throughput of the algorithm, given how optimized the rest of the algorithm is meant to be. In some cases, compilers might do a great job at generating loop instructions with minimal overhead, but it isn't the case in the language where GxHash-0 was ported, where looping using pointer arithmetics was needed.

Unrolling the loop is a complementary optimization that diminishes greatly any loop overhead. In the case of GxHash, the laned construction implies some kind of unrolling, which is sufficient for achieving the high throughput numbers we see in our benchmarks.

4.4.3 Padding

Merkle—Damgård and derivatives can handle message of an arbitrary size s_m by padding the message upfront with the padding function $p: \{0,1\}^{s_m} \to \{0,1\}^{n_b \times s_b}$ where $n_b = \lceil s_m/s_b \rceil$. In the case where the last block is not whole, the padding fills it with zero-bytes until the size s_b is reached. The last block can then be processed like any other block by the compression function.

In practice, a naive implementation for p for GxHash in computer code implies copying the remaining bytes into a zero-initialized buffer of size s_b , which can then be loaded onto an SIMD registry and then handed to the compression. In our performance-critical context, these allocations and copies introduce significant overhead.

Read Beyond and Mask

To avoid this overhead, one possible trick consists of reading s_b bytes starting from the last block address, even if it implies reading beyond the memory storing the input message. The read bytes can then be masked with the help of a sliding mask, transforming the trailing bytes that don't belong to our message into zeros, in a single SIMD operation. Compared to the naive method, this solution is up to ten times faster on our test machine (Ryzen 5, x86 64-bit, AVX2).

```
use core::arch::x86_64::*;
          unsafe fn read_padded(p: *const __m256i, len: isize) -> __m256i {
  3
                         // The mask array is twice as long as the SIMD registry size (32*2 here), so that
                         // each 32-byte slice accounts for a different number of trailing bytes to mask out
                         const MASK: [u8; 64] = [
  6
                                       OxFF, OxFF,
                                       OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, OxFF, 
  9
                                       0x00, 0x00];
10
                         // Loading the mask slice
                                                                _mm256_loadu_epi8((MASK.as_ptr() as *const i8).offset(32 - len));
12
                         // Read beyond and mask
13
                         return _mm256_and_si256(_mm256_loadu_si256(p), mask);
14
15 }
```

Figure 6: GxHash-0 Padding in Rust

Safety Considerations

Reading beyond a specified pointer might access memory not mapped to the program's address space or that's protected. If the program tries to read this memory, the OS detects the violation, typically causing a crash. This mechanism ensures processes don't interfere with each other or access critical memory areas. Although rare, the potential for this issue exists.

In modern computers, memory is divided into chunks called pages. A program can access any part of its assigned page without system-level errors like segmentation faults. We can check if an unsafe operation is within a single page. If it is, we can use the optimized method; if not, we fallback to the naive method.

Memory pages are designed so addresses within them share higher bits and vary only in lower bits, representing offsets. The code in figure 7 uses this principle, considering a page size of 4096. The likelihood of having 32 bytes on the same page exceeds 99%. This safety check is cost-effective, retaining most performance benefits while ensuring safety.

```
unsafe fn is_same_page(ptr: *const __m256i) -> bool {
    // Usual minimal page size on modern computers
    const PAGE_SIZE = 4096;
    // Get the actual pointer address integer value
    let address = ptr as usize;
    // Mask to keep only the last 12 bits (2^12 = 4096)
    let offset_within_page = address & 0xFFF;
    // Check if the 32nd byte from the current offset exceeds the page boundary offset_within_page <= (PAGE_SIZE - 31)
}</pre>
```

Figure 7: Read-Beyond Safety Check in Rust

5 Benchmarks

5.1 Quality

5.1.1 Benchmark Quality Criteria

The primary quality criteria for non-cryptographic hash functions include:

- Uniform Distribution: A high-quality hash function distributes its output values as uniformly as possible across the output space. This ensures that, when used in applications like hash tables, the data is spread evenly, reducing clustering and the frequency of collisions.
 - We can estimate the uniformity of the distribution by counting the number of times each bit is set and computing a standard deviation. This "bit distribution" criteria however does not qualify the distribution of the hashes as a whole, so a complementary estimator is the "bucketed distribution", which be computed by placing generated hashes into a fixed-size grid and counting occurrences. This can also be easily displayed as a bitmap as a convenient way to visualize distribution.
- Minimal Collisions: While no hash function can be entirely collision-free due to the pigeonhole principle, a good non-cryptographic hash should minimize collisions for typical input sets, ensuring that different inputs usually produce distinct outputs.
 - The collision rate can be computed by counting unique values with the help of an hash table.
- Avalanche Effect: A subtle change in the input should result in a considerably different output, ensuring sensitivity to input variations. This also contributes to lessening the risk of clustered hashes in applications like hash tables.
 - The avalanche effect can be computed by flipping a single random bit for a given input and checking the differences between the hashes generated before and after the bit was flipped. Ideally, half of the bit should change on average.
- **Performance:** The performance of a noncryptographic hash function is usually reflected by the performance of the application using it. For instance, a fast non-cryptographic hash function generally implies a fast hash table. This specific criteria will be tackled in the next section which is dedicated to it.

5.1.2 Quality Results

While we can compute quality metrics, the result will greatly vary depending on the actual inputs used for our hash function. Let's see how the GxHash0 algorithm qualifies against a few well-known non-cryptographic algorithms in a few scenarios.

For comparison, we'll also include qualification results for a few other popular non-cryptographic hash algorithms such as:

- HighwayHash[5] The latest non-cryptographic hash algorithm from Google Research
- xxHash[2] Recently a very popular algorithm for fast non-cryptographic hashing
- t1ha0[6] Supposedly the fastest algorithm at the time of writing

Random Blobs

For the first scenario, we randomly generate 1,000,000 inputs of size 4 bytes, 64 and 1000 to observe how the hash function behaves with truly unpredictable data, and for different input sizes.

Function for Random dataset	Collisions	Bits Distribution	Distribution	Avalanche
UInt32 GxHash0(4)	0,0241%	0,001094	0,000002	0,00412
UInt32 GxHash0(64)	0,0103%	0,001081	0,000002	0,00296
UInt32 GxHash0(1000)	0,012%	0,001148	0,000002	0,00336
UInt32 HighwayHash(4)	0,0237%	0,001135	0,000002	0,00001
UInt32 HighwayHash(64)	0,0117%	0,001028	0,000002	0,00078
UInt32 HighwayHash(1000)	0,0103%	0,00092	0,000002	0,00032
UInt32 T1ha(4)	0,021%	0,001034	0,000002	0,00002
UInt32 T1ha(64)	0,0123%	0,000933	0,000002	0,00047
UInt32 T1ha(1000)	0,0114%	0,001087	0,000002	0,00027
UInt32 XxHash(4)	0,0119%	0,00102	0,000002	0,00027
UInt32 XxHash(64)	0,013%	0,000871	0,000002	0,00083
UInt32 XxHash(1000)	0,0131%	0,001214	0,000002	0,00038
UInt32 Fnv1a(4)	0,031%	0,001008	0,000002	0,20155
UInt32 Fnv1a(64)	0,0094%	0,000748	0,000002	0,08599
UInt32 Fnv1a(1000)	0,0138%	0,000821	0,000002	0,07861
UInt32 Crc(4)	0,0119%	0,000811	0,000002	0,11689
UInt32 Crc(64)	0,0117%	0,001041	0,000002	0,02473
UInt32 Crc(1000)	0,0123%	0,001097	0,000002	0,00514

Table 1: Quality benchmark results for the random dataset at 1,000,000 iterations

All numbers are very low, and GxHash0 quality results are of the same order of magnitude as for other algorithms. Distribution is very good for all algorithms. Avalanche is good for most algorithms, except for FNV-1a and CRC.

We can notice a collision rate of about 0.011% and even 0.022% for the 4 bytes inputs. There is an explanation: we can derive from the birthday paradox problem the following formula to estimate the % of collisions:

$$100 \times \frac{n^2}{2 \times m \times n}$$

Where n is the number of samples and m is the number of possible values. When n=1000000 and $m=2^{32}$ we obtain 0.0116%. You can see that this value closely matches most of the collision rates benchmarked. This is because the generated hashes are of 32-bit size, thus naturally colliding at this rate. For inputs of size 4, the inputs themselves are also likely to collide with the same odds (because inputs are randomly generated). For this reason, the collision rate is expected to be about $2 \times 0.0116\%$. We can see however that CRC and XxHash have lower odds of collisions for 4 bytes input, which can be explained by a size-specific logic to handle small inputs bijectively.




Figure 8: Distribution map for random dataset

Here is a visualization of the distribution represented by bitmap, which each pixel being a bucket for generated hashes to fill. A black pixel is an empty pixel, and the whiter a pixel is the fuller of hashes the bucket is.

We can see that all algorithms benchmarked have similar output in the case of random inputs, which is similar to noise noise. The lack of visible frequencies or "patterns" is a sign of good distribution. At a glance, we can see that all algorithm benchmarks have a good distribution for this dataset.

Sequential Numbers

For the second scenario, we generate consecutive integers as inputs to observe how the function handles closely related values. Typically, close values could highlight potential weaknesses in distribution. We still run a number of 1,000,000 iterations, meaning that inputs will be integers from 1 to 1,000,000. Consequently, input bytes after the 4th will always remain 0, even for larger inputs. This can also be a challenge for a hash algorithm to keep entropy from the first few bytes of the input despite having to process many 0-bytes afterward.

Function for Sequential dataset	Collisions	Bits Distribution	Distribution	Avalanche
UInt32 GxHash0(4)	0,0104%	0,000009	0,000002	0,00308
UInt32 GxHash0(64)	0,0106%	0,000009	0,0000019	0,00225
UInt32 GxHash0(1000)	0,0104%	0,000009	0,000002	0,00283
UInt32 HighwayHash(4)	0,0117%	0,00112	0,000002	0,00011
UInt32 HighwayHash(64)	0,0104%	0,001204	0,000002	0,00044
UInt32 HighwayHash(1000)	0,0112%	0,001188	0,000002	0,00131
UInt32 T1ha(4)	0,012%	0,000746	0,000002	0,00076
UInt32 T1ha(64)	0,0125%	0,000987	0,000002	0,00071
UInt32 T1ha(1000)	0,0113%	0,000944	0,000002	0,00003
UInt32 XxHash(4)	0%	0,000933	0,000002	0,00018
UInt32 XxHash(64)	0%	0,000907	0,000002	0,00046
UInt32 XxHash(1000)	0%	0,001081	0,000002	0,0007
UInt32 Fnv1a(4)	0%	0,00009	0,0000017	$0,\!18255$
UInt32 Fnv1a(64)	0%	0,000064	0,0000022	0,08281
UInt32 Fnv1a(1000)	0%	0,000042	0,0000018	0,08416
UInt32 Crc(4)	0%	0,000003	0,000002	0,11729
UInt32 Crc(64)	0%	0,000003	0,0000004	0,02542
UInt32 Crc(1000)	0%	0,00001	0,0000004	0,0046

Table 2: Quality benchmark results for the sequential dataset at 1,000,000 iterations

We still observe about 0.0116% of collisions, which is still expected given the size of the hashes generated and the number of iterations. We can notice however that a few algorithms have managed to have 0 collisions. This is an interesting feature but nevertheless anecdotical: as inputs of this dataset may only have at most the four first bytes different than zero, some algorithms are able to keep the possible bijectivity.

Regarding distribution, we can notice that GxHash0 outperforms HighwayHash[5], XxHash[2] and T1ha0[6]. Avalanche is slightly worse, however, possibly due to the tradeoff of doing fewer operations for greater performances. Overall, the numbers are all still very low and remain in the same ballpark, except for FNV-1a and CRC which still suffer from a relatively "high" avalanche.




Figure 9: Distribution map for sequential dataset

The distribution map is more interesting for sequential inputs. As a matter of fact, we clearly identify distribution patterns for FNV-1a and CRC. It isn't necessarily a bad thing, because a hash function can distribute the hash in a way that the distribution map looks evenly distributed (such as what we observe with CRC with 1000-bytes long inputs), however it implies that values hashes are correlated in a way, which a property we prefer to avoid for a non-cryptographic hash function. GxHash0 performs well in that matter, with a distribution that looks as uniform and uncorrelated than its counterparts HighwayHash[5], XxHash[2] and T1ha0[6].

English Words

For the third scenario, we generate English-looking words as inputs by deriving a set of "real" English words with Markov chains to be able to generate many unique strings for any size. This allows us to observe how the function behaves in a close to "real-world scenario". We ignore on-purpose inputs of size 4 since we are not able to generate enough unique strings for that size.

Function for MarkovWords dataset	Collisions	Bits Distribution	Distribution	Avalanche
UInt32 GxHash0(64)	0,0136%	0,001082	0,000002	0,00319
UInt $32 \text{ GxHash}0(1000)$	0,0119%	0,000894	0,000002	0,0034
UInt32 HighwayHash(64)	0,0123%	0,000809	0,000002	0,00048
UInt32 HighwayHash(1000)	0,0117%	0,00092	0,000002	0,00078
UInt32 T1ha(64)	0,0111%	0,000803	0,000002	0,00064
UInt32 T1ha(1000)	0,0123%	0,001175	0,000002	0,00135
UInt32 XxHash(64)	0,0106%	0,000766	0,000002	0,00046
UInt32 XxHash(1000)	0,01%	0,000892	0,000002	0,00021
UInt32 Fnv1a(64)	0,0122%	0,000998	0,000002	0,08585
UInt32 Fnv1a(1000)	0,0127%	0,000993	0,000002	0,08143
UInt $32 \operatorname{Crc}(64)$	0,0124%	0,000965	0,000002	0,02467
UInt $32 \operatorname{Crc}(1000)$	0,0123%	0,000708	0,000002	0,00499

Table 3: Quality benchmark results for words dataset at 1,000,000 iterations

We still observe about 0.0116% of collisions for all algorithms, explainable by the birthday paradox as seen previously. This time however, XxHash[2], Fnv1a and Crc are not able to beep bijectivity as inputs use more bytes compared to the sequential case, making the bijectivity property impossible and thus leading to inevitable collision. The bits distribution is very close for all algorithms benchmarked, at about 0.001. The avalanche is a little worse for GxHash0 compared to HighwayHash[5], XxHash[2] and T1ha[6], but remains quite good, and is still higher than Fnv1a and Crc avalanche scores.




Figure 10: Distribution map for words dataset

Bucketed distribution is looking good in all cases for the English words case.

5.1.3 Conclusion

This was just an overview of the quality of the hashes produced by GxHash0 and a few comparisons to some established non-cryptographic algorithms.

Our results demonstrate promising quality characteristics of GxHash0 with low collisions, good distribution, and a high avalanche effect, and its quality is comparable to other well-established non-cryptographic algorithms. However, it is essential to acknowledge the limitations of the presented evaluation scenarios. The benchmarks presented herein, namely random inputs, sequential inputs, and English word inputs, offer a glimpse into the algorithm's quality but

are by no means exhaustive. In real-world applications, the behavior of a hash algorithm can be influenced by a myriad of factors and specific data patterns. As such, while our findings provide a foundational understanding of GxHash0's quality, potential users should be cognizant that results may vary based on the actual use case and the nature of the input data.

5.2 Performance

Performance is measured as a throughput, in gibibytes of data hashed per second (higher is better). This is a common measurement unit for performance in this field. Performance is measured against inputs of size 4, 16, 64, 246, 1024, 4096 and 16384 to cover a broad range of use cases.

For reference, we'll also benchmark other non-cryptographic algorithms under the same conditions, thanks to their Rust implementations, namely: t1ha[6], xxhash[4] and HighwayHash[1].

The benchmark is run on three different setups:

- A Ryzen 5 equipped low-budget desktop PC
- An n2-standard-2 compute GCP virtual machine (likely equipped with an Intel Xeon 8376H). Cloud computing is very popular nowadays and the hardware is quite different from the desktop PC.
- A Macbook Pro with an M1 Pro chip, to test the algorithm on an ARM architecture which implies different SIMD intrinsics and likely different performance results. Note that the T1ha-0 implementation benchmarked does not leverage ARM intrinsics, and this is why it is not benchmarked for this platform (the portable version would perform too poorly).




Figure 11: Gibibytes of data hashed per second (throughput) per input size. Log10 scale.

The results are compelling: GxHash0 consistently outperforms its counterparts, achieving throughput rates that are an order of magnitude higher in many instances. Depending on the input size, we observed performance gains ranging from x5 to an impressive x210. On the GCP and Apple M1 Pro benchmarks, the algorithm reaches an impressive 10 Gb/s for 4 bytes inputs, likely showing that the algorithm is memory-bound (and thus can hardly be faster). A second observation is a substantial gap in performances between 64 and 256 bytes inputs, which can be explained by the 8-lane processing starting to kick in when inputs are large enough, leveraging ILP for even more throughput.

While these results are promising, it's essential to approach them with a balanced perspective. The benchmarks serve as an indicator of GxHash0's potential in specific scenarios, and while the performance advantage is clear, it's always prudent to consider the broader context and the specific requirements of any given application before drawing definitive conclusions.

6 Discussion

6.1 Limitations

6.1.1 Portability

As mentioned at the beginning of this paper, portability wasn't a design goal for GxHash-0. Consequently, while GxHash-0 can work on different platforms (x86, ARM, and possibly more), it is not recommended to have the hashes outlive the process lifetime, as there is a risk for persistent hashes to imply a hardware dependency afterward, which is something we generally want to avoid. We think it is an acceptable limitation when GxHash0 is used at the process scope, such as for hashtables for instance. It would be possible however to derive from the GxHash0 implementation presented in this paper to come up with a portable version, but likely at the cost of performance.

6.1.2 Compiler Dependencies

The Laned Construction presented in this paper is implemented for GxHash0 by declaring each lane with its own variable. While it worked at the time of writing (rustc 1.68.0), it is in the end the compiler's responsibility to decide how many registers to use. We cannot exclude that in another context (different version, different language/compiler, ...) the compiler will undo the ILP we tried to implicitly introduce. This could be countered by writing the algorithm directly in assembly code, at the cost of complexity.

6.2 Future Work

Despite the outstanding benchmark results, we think there are still many possible paths for research and improvement. Here is a non-exhaustive list:

- Leveraging larger SIMD intrinsics, such as Intel AVX-512 or ARM SVE2.
- Using leading zero count intrinsics followed by a C-style fallthrough to process small inputs faster.
- Rewrite the algorithm in assembly code or a language that is more explicit about registers.
- Introduce more than one stage of laning. For instance 16 lanes, then 8 lanes, then 4 lanes, and finally 2 lanes, to leverage ILP as much as possible.
- Fine-tune the finalization stage to find the perfect balance between performance and avalanche effect.

7 Conclusion

By leveraging the capabilities of modern CPUs, such as Single Instruction, Multiple Data (SIMD), GxHash0 achieves unparalleled throughput, setting a new standard for efficiency and performance amongst non-cryptographic hashing algorithms. A pivotal innovation in this endeavor is the "Laned Construction," which is specifically designed to harness Instruction-Level Parallelism (ILP), further optimizing the hashing process.

However, it's essential to note that while GxHash0 offers significant improvements, the behavior of any hash algorithm can be influenced by various factors. As such, potential users should approach with an understanding that results might vary based on specific use cases and input data.

The capabilities of GxHash0 represent a significant step forward in non-cryptographic hashing. In a world where real-time processing is becoming a standard, this algorithm not only enables systems to respond more swiftly but also promotes greater energy efficiency.

References

- [1] Nick Babcock. github.com/nickbabcock/highway-rs. v1.1.0.
- [2] Yann Collet. github.com/cyan4973/xxhash. 0.8.2.
- [3] I. Damgård. A design principle for hash functions. Crypto'89, 435:416–427, 1989.
- [4] Jake Goulding. github.com/shepmaster/twox-hash. v1.6.3.
- [5] B.Cox J. Alakuijala and J.Wassenberg. Highwayhash, fast keyed hash/pseudo-random function using simd multiply and permute. *Google Research*, 2017.
- [6] Flier Lu. github.com/flier/rust-t1ha. v0.1.0.
- [7] R. C. Merkle. One way hash functions and des. Crypto'89, 435:428-446, 1989.
- [8] Harshvardhan Tiwari. Merkle-damgård construction method and alternatives: A review. *Journal of Information and Organizational Sciences*, 41:283–304, 2017.