

## **COMPUTER ARCHITECTURES**

**Out-of-order Execution** 

Gábor Horváth, ghorvath@hit.bme.hu

Budapest, 5/9/23





# **EXAMPLE (REMINDER)**

C code:

Elementary instructions:

A: D0 X[i]: MEM[R1]

Z[i]: MEM[R2]

Instruction scheduling: (latency of multiplication: 5, integer and memory operations: 1)


Instructions:	1.	2.	3.	4.	5.	6.	7.	8.	9.	10.	11.	12.	13.	14.
D2 ← MEM[R1]	IF	ID	EX	MEM	WB									
D3 ← D2 * D0		IF	ID	D*	M0	M1	M2	М3	M4	MEM	WB			
MEM[R2] ← D3			IF	S*	ID	D*	D*	D*	D*	EX	MEM	WB		
R1 + R1 + 8					IF	S*	S*	<b>S</b> *	S*	ID	EX	MEM	WB	
R2 ← R2 + 8										IF	ID	EX	MEM	WB



### **OPTIMIZATION**

Let us determine the optimal order of instructions

Original: Optimized:



Instructions:	1.	2.	3.	4.	5.	6.	7.	8.	9.	10.	11.	12.	13.	14.
D2 ← MEM[R1]	IF	ID	EX	MEM	WB									
D3 ← D2 * D0		IF	ID	D*	M0	M1	M2	M3	M4	MEM	WB			
R1 + R1 + 8			IF	S*	ID	EX	MEM	WB						
MEM[R2] ← D3					IF	ID	D*	D*	D*	EX	MEM	WB		
R2 ← R2 + 8						IF	S*	S*	S*	ID	EX	MEM	WB	

# **OPTIMIZATION**



- The program become faster due to the optimization
- Problems of this approach:
  - Programmers/compiler have to recognize these possibilities
  - The optimal order depends on the structure of the pipeline
- Ideal solution:
  - The CPU should do it, on-the-fly
  - The CPU should re-order the instructions such that
    - the execution time is lower
    - the semantics of the program remains the same
    - → Out-of-order execution
- Implementation:
  - Not as complex as it seems
  - In use for a long time
    - First: Scoreboard 1964
    - Advanced: Tomasulo 1967
      - Used even in recent CPUs (e.g. Intel Core i7)



# **Out-of-order execution**





- First out-of-order CPU
  - 1964: CDC 6600
- Designed by Seymour Cray
- Features:
  - 16 functional units
  - 10 MHz clock rate
  - >400.000 transistors
  - 5 tons
  - Wired control
- The fastest computer of the word for the next 5 years







Freon-based cooling in each case:

Dual vector-graphics display:










#### Thomas Watson (IBM):

"Last week, Control Data ... announced the 6600 system. I understand that in the laboratory developing the system there are only 34 people including the janitor. Of these, 14 are engineers and 4 are programmers... Contrasting this modest effort with our vast development activities, I fail to understand why we have lost our industry leadership position by letting someone else offer the world's most powerful computer."








Seymour Cray (CD)

"It seems like Mr. Watson has answered his own question."





# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer



www.hit.bme.hu


# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer



# INSTRUCTION WINDOW / RESERVATION STATIONS STATIONS


- Fetching instructions (IF) → in-order
- Executing instructions (EX) → out-of-order
  - $\rightarrow$  the instruction window is located in the ID phase





# INSTRUCTION WINDOW / RESERVATION STATIONS


- Cuts the pipeline into two parts:
  - Front-end: instructions enter in an in-order way
  - Back-end: instructions enter in an out-of-order way





# INSTRUCTION WINDOW / RESERVATION STATIONS

- ID is now separated to (non-standard terminology!):
  - ID1: Dispatch (DS) decodes instructions and puts them into the instruction window
  - ID2: Issue (IS) collects operands and assigns instructions to functional units





www.hit.bme.hu

# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer



# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer



# DYNAMIC INSTRUCTION SCHEDULING

The execution order of instructions is determined using

#### **Data-flow approach**

- A precedence graph is created
  - Nodes: instructions
  - Arcs: which other instructions need to be awaited before executing the instruction → dependencies
- An instruction is ready to be executed *if all its dependencies are resolved*. The dependencies can be:
  - RAW: an input parameter is not yet ready
  - WAW: it would write to a register, which is still to be written by an earlier, not yet finished instruction
  - WAR: it would write to a register, which is still to be read by an earlier, not yet finished instruction
- If an instruction is ready to be executed, and there is an appropriate execution unit available, we execute it immediately



# DYNAMIC INSTRUCTION SCHEDULING

- What happens, if more than one instructions are ready for an execution unit? (Contention)
  - Choose the one that was ready earlier
  - Choose the one that prevents the highest number of instruction from being ready for execution
  - etc.
- For coloring the nodes of the precedence graph, we use the following colors to express the status of the instructions
  - Blue: instruction is loaded into the reservation station
  - Red: the execution of the instruction is in progress
  - Green: the execution of the instruction has been finished






```
i1: D2 ← MEM[R1]
i2: D3 ← D2 * D0
i3: MEM[R2] ← D3
i4: R1 ← R1 + 8
i5: R2 ← R2 + 8

i6: D2 ← MEM[R1]
i7: D3 ← D2 * D0
i8: MEM[R2] ← D3
i9: R1 ← R1 + 8
i10: R2 ← R2 + 8
```





```
i1: D2 ← MEM[R1]

i2: D3 ← D2 * D0

i3: MEM[R2] ← D3

i4: R1 ← R1 + 8

i5: R2 ← R2 + 8

i6: D2 ← MEM[R1]


i7: D3 ← D2 * D0

i8: MEM[R2] ← D3

i9: R1 ← R1 + 8

i10: R2 ← R2 + 8
```






```
i1: D2 ← MEM[R1]
i2: D3 ← D2 * D0

i3: MEM[R2] ← D3
i4: R1 ← R1 + 8
i5: R2 ← R2 + 8


i6: D2 ← MEM[R1]
i7: D3 ← D2 * D0
i8: MEM[R2] ← D3
i9: R1 ← R1 + 8
i10: R2 ← R2 + 8
```






```
i1:
        D2 ← MEM[R1]
  i2:
        D3 \( \text{D2 *}
        MEM[R2] \leftarrow D3
 :i3:
→ i4:
         R1 ← R1 + 8
  i5: R2 ← R2 + 8
  i6:
       D2 \leftarrow MEM[R1]
  i7:
        D3 ← D2 *
  i8: MEM[R2] \leftarrow D3
  i9: R1 \leftarrow R1 + 8
  i10: R2 \leftarrow R2 + 8
```






```
i1:
          D2 \leftarrow MEM[R1]
  i2:
          D3 ← D2 *
          MEM[R2] \leftarrow D3
  i3:
  i4:
          R1 \leftarrow R1 + 8
\rightarrow i5: R2 \leftarrow R2 + 8
  i6:
          D2 \leftarrow MEM[R1]
  i7:
          D3 ← D2 *
  i8: MEM[R2] \leftarrow D3
  i9: R1 \leftarrow R1 + 8
  i10: R2 \leftarrow R2 + 8
```





```
D2 ← MEM[R1]
  i1:
  i2:
        D3 \( \text{D2 *}
        MEM[R2] \leftarrow D3
  i3:
  i4:
        R1 ← R1 + 8
  i5: R2 \leftarrow R2 + 8
→i6:
        D2 ← MEM[R1]
  i7:
        D3 ← D2 *
  i8: MEM[R2] ← D3
  i9: R1 ← R1 + 8
  i10: R2 \leftarrow R2 + 8
```






```
i1:
         D2 \leftarrow MEM[R1]
  i2:
         D3 \( \text{D2 *}
         MEM[R2] \leftarrow D3
  i3:
  i4:
         R1 \leftarrow R1 + 8
  i5: R2 \leftarrow R2 + 8
         D2 \( \text{MEM[R1]}
 ¦i6:
→i7:
        D3 ← D2 *
  i8: MEM[R2] \leftarrow D3
  i9: R1 ← R1 + 8
  i10: R2 \leftarrow R2 + 8
```








```
i1:
          D2 \leftarrow MEM[R1]
  i2:
          D3 \( \text{D2 *}
          MEM[R2] \leftarrow D3
  i3:
          R1 \leftarrow R1 + 8
  i4:
  i5:
          R2 - R2 + 8
 i6:
          D2 \leftarrow MEM[R1]
 i7:
          D3 \( \text{D2 *}
→i8:
        MEM[R2] \leftarrow D3
 i9:
          R1 \leftarrow R1 + 8
  i10: R2 \leftarrow R2 + 8
```







# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer



# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer

# DEPARTMENT OF NETWORKED SYSTEMS AND SERVICES www.hit.bme.hu

### **REGISTER RENAMING**

Goal: to make the precedence graph sparse

The types of data dependencies (hazards):


RAW:

→ Real dependency

WAR:

WAW:

- Surprise: the WAR and the WAW dependencies can be eliminated
  - → Anti-dependencies



### DEPARTMENT OF NETWORKED SYSTEMS AND SERVICES

### REGISTER RENAMING

- Why would a programmer write such a code?
  - WAR:

```
D3 ← D2 * D0
...

D2 ← MEM[R1]

WAW:

D3 ← D2 * D0
...

D3 ← MEM[R1]
```

- The registers are re-used because we have too few of them!
- Let us put a large number of registers to the CPU
  - → Physical registers
- Let us hide them. The programmer still works with
  - → Logical/architectural registers (described in the ISA)
- The CPU re-writes the program on the fly to make use of the physical registers
  - → Register renaming



### **REGISTER RENAMING**

- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

#### After renaming:

Logical reg.	Physical reg.
R0	T21
R1	Т3
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U17
D3	U4



### **REGISTER RENAMING**

- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

#### After renaming:

Logical reg.	Physical reg.
R0	T21
R1	Т3
R2	T46
R3	T8
D0	U9
D1	U24
D2	U25
D3	U4

#### DEPARTMENT OF NETWORKED SYSTEMS AND SERVICES

### **REGISTER RENAMING**

- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

#### After renaming:

Logical reg.	Physical reg.
R0	T21
R1	Т3
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U4

#### DEPARTMENT OF NETWORKED SYSTEMS AND SERVICES

### **REGISTER RENAMING**

- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

#### After renaming:

Logical reg.	Physical reg.
R0	T21
R1	Т3
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



### **REGISTER RENAMING**

- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1:	D2	← MEI	4 [ F	R1]
i2:	D3 -	← D2	*	D0
i3:	MEM	[R2]	←	<b>D3</b>

#### After renaming:

i1:	$U25 \leftarrow MEM[T3]$
i2:	U26 ← U25 * U9
i3:	<b>MEM[T46]</b> ← <b>U26</b>

Logical reg.	Physical reg.
R0	T21
R1	Т3
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

-							
	i1		D2			_	
ŀ	<b>i</b> 2	:	D3	←	D2	*	DØ
i	i3	•	MEM	1 [ R	2]	<b>←</b>	D3
i	i4	:	R1	←	<b>R1</b>	+	8
i							
ŀ							
ì							
ŀ							
ì							
ŀ							
ŀ							
i							

#### After renaming:

i1:	$U25 \leftarrow MEM[T3]$
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
iΔ·	T47 - T3 + 8

Logical reg.	Physical reg.
R0	T21
R1	Т3
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

#### After renaming:

i1:	$U25 \leftarrow MEM[T3]$
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
iΔ·	T47 - T3 + 8

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1:	D2 ← MEM[R1	.]
i2:	D3 ← D2 * D	0
i3:	MEM[R2] ← D	)3
i4:	R1 ← R1 + 8	3
i5:	$R2 \leftarrow R2 + 8$	}

#### After renaming:

11:	U25 ← MEM[I3]
i2:	U26 ~ U25 * U9
i3:	MEM[T46] ← U26
i4:	T47 ← T3 + 8
i5.	T/12 $T/16 + 2$

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T46
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

_							
	i1		D2			_	
Ĺ	i2	•	D3	←	UΖ	•	DØ
į	i3	:	MEM	I[R	2]	<b>←</b>	D3
ŀ	<b>i</b> 4	:	R1	<b>←</b>	R1	+	8
į	<b>i</b> 5	:	<b>R2</b>	←	<b>R2</b>	+	8
ŀ							
ŀ							
ì							
ì							
ŀ							
Ĭ.							
1							

#### After renaming:

i1:	$U25 \leftarrow MEM[T3]$
i2:	U26 ~ U25 * U9
i3:	MEM[T46] ← U26
i4:	T47 ← T3 + 8
i5:	<b>T48</b> ← <b>T46</b> + 8

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D2 ← MEM[R1] D3 ← D2 * D0 MEM[R2] ← D3 R1 ← R1 + 8 R2 ← R2 + 8
i6:	D2 ← MEM[R1]

#### After renaming:

<pre>i1: i2: i3: i4: i5:</pre>	U25 ← MEM[T3] U26 ← U25 * U9 MEM[T46] ← U26 T47 ← T3 + 8 T48 ← T46 + 8
<b>i</b> 6:	<b>U27</b> ← <b>MEM</b> [ <b>T47</b> ]

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U25
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D3 MEN R1	← 1[F ←	MEN D2 R2] R1 R2	* + +	D0 D3 8
i6:	D2	<b>←</b>	MEN	4 [ F	R1]

#### After renaming:

i1:	U25 ← MEM[T3]
i2:	U26 ~ U25 * U9
i3:	MEM[T46] ← U26
i4:	$T47 \leftarrow T3 + 8$
i5:	$T48 \leftarrow T46 + 8$
i6:	<b>U27</b> ← <b>MEM</b> [ <b>T47</b> ]

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D3 MEM R1	←  [F ←	MEN D2 R2] R1 R2	* - +	D0 D3 8
i6: i7:	D2 <b>D3</b>			_	R1] <b>D0</b>

#### After renaming:

i1:	U25 ← MEM[T3]
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
i4:	T47 ← T3 + 8
i5:	T48 $\leftarrow$ T46 + 8
i6:	U27 ← MEM[T47]
i7:	<b>U28</b> ← <b>U27 * U9</b>

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U26



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D2 ← MEM[R1] D3 ← D2 * D0 MEM[R2] ← D3 R1 ← R1 + 8 R2 ← R2 + 8
i6: i7:	D2 ← MEM[R1] <b>D3</b> ← <b>D2</b> * <b>D0</b>

#### After renaming:

i1:	U25 ← MEM[T3]
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
i4: i5:	T47 \( \tau \) T3 + 8 T48 \( \tau \) T46 + 8
i6:	U27 ← MEM[T47]
i7:	U28 ← U27 * U9

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	<b>U28</b>



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D2 ← MEM[R1] D3 ← D2 * D0 MEM[R2] ← D3 R1 ← R1 + 8 R2 ← R2 + 8
i6: i7: i8:	D2 ← MEM[R1] D3 ← D2 * D0 MEM[R2] ← D3

#### After renaming:

i1:	U25 ← MEM[T3]
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
i4:	T47 $\leftarrow$ T3 + 8
i5:	T48 ← T46 + 8
i6:	U27 ← MEM[T47]
i7:	U28 ← U27 * U9
i8:	MEM[T48] ← U28

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U28



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1:	D2 ← MEM[R1]
i2:	D3 ← D2 * D0
i3:	MEM[R2] ← D3
i4:	R1 ← R1 + 8
i5:	R2 ← R2 + 8
i6:	D2 ← MEM[R1]
i7:	D3 ← D2 * D0
i8:	MEM[R2] ← D3
i9:	R1 ← R1 + 8

#### After renaming:

i1:	U25 ← MEM[T3]
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
i4:	T47 ← T3 + 8
i5:	T48 ← T46 + 8
i6:	U27 ← MEM[T47]
i7:	U28 ← U27 * U9
i8:	MEM[T48] ← U28
i9:	T49 ← T47 + 8

Logical reg.	Physical reg.
R0	T21
R1	T47
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U28



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1:	D2 ← MEM[R1]
i2:	D3 ← D2 * D0
i3:	MEM[R2] ← D3
i4:	R1 ← R1 + 8
i5:	R2 ← R2 + 8
i6:	D2 ← MEM[R1]
i7:	D3 ← D2 * D0
i8:	MEM[R2] ← D3
i9:	R1 ← R1 + 8

#### After renaming:

i1:	U25 ← MEM[T3]
i2:	U26 ← U25 * U9
i3:	MEM[T46] ← U26
i4:	T47 ← T3 + 8
i5:	T48 ← T46 + 8
i6:	U27 ← MEM[T47]
i7:	U28 ← U27 * U9
i8:	MEM[T48] ← U28
i9:	<b>T49</b> ← <b>T47 + 8</b>

	Physical
Logical reg.	reg.
R0	T21
R1	T49
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U28



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D2 ← MEM[F D3 ← D2 * MEM[R2] ← R1 ← R1 + R2 ← R2 +	DØ D3 8
i6: i7: i8: i9: i10:	D2 ← MEM[FD3 ← D2 * MEM[R2] ← R1 ← R1 + R2 ← R2 +	DØ D3 8

#### After renaming:

i1:	$U25 \leftarrow MEM[T3]$
i2:	U26 ~ U25 * U9
i3:	MEM[T46] ← U26
i4:	$T47 \leftarrow T3 + 8$
i5:	$T48 \leftarrow T46 + 8$
i6:	U27 ← MEM[T47]
i6: i7:	U27 ← MEM[T47] U28 ← U27 * U9
i7:	U28 ← U27 * U9

Logical reg.	Physical reg.
R0	T21
R1	T49
R2	T48
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U28



- www.hit.hmelh Register alias table
  - Entry i.: the ID of the physical register assigned to logical register i
  - Procedure:
    - The operands are replaced by physical registers
    - The result is put to a brand new (unused) physical register
    - The register alias table is updated

#### Original:

i1: i2: i3: i4: i5:	D2 ← MEM[R1] D3 ← D2 * D6 MEM[R2] ← D3 R1 ← R1 + 8 R2 ← R2 + 8	)
i6: i7: i8: i9: i10:	D2 ← MEM[R1] D3 ← D2 * D6 MEM[R2] ← D3 R1 ← R1 + 8 R2 ← R2 + 8	3

#### After renaming:


i1:	$U25 \leftarrow MEM[T3]$
i2:	U26 ~ U25 * U9
i3:	MEM[T46] ← U26
i4:	$T47 \leftarrow T3 + 8$
i5:	$T48 \leftarrow T46 + 8$
i6:	$U27 \leftarrow MEM[T47]$
• —	
i7:	U28 ~ U27 * U9
i7: i8:	U28 ← U27 * U9 MEM[T48] ← U28

Logical reg.	Physical reg.
R0	T21
R1	T49
R2	T50
R3	Т8
D0	U9
D1	U24
D2	U27
D3	U28




- Result:
  - All WAW and WAR dependencies disappeared
  - ...since we always store the result in a "clean", unused register
- The precedence graph:

#### Before register renaming:



#### After register renaming:






**i1** 

```
≯i1:
       U25 ← MEM[T3]
 i2:
       U26 ← U25 * U9:
       MEM[T46] ← U26
 i3:
 i4:
       T47 \leftarrow T3 + 8
       T48 \leftarrow T46 + 8
 i5:
 i6:
       U27 ← MEM[T47]:
 i7:
       U28 ← U27 * U9
       MEM[T48] ← U28
 i8:
 i9:
       T49 ← T47 + 8
 i10: T50 ← T48 + 8
```

(i1)

```
→ i1:
      D2 ← MEM[R1];
  i2:
       D3 ← D2 * D0¦
  i3:
       MEM[R2] ← D3
  i4:
       R1 ← R1 + 8
  i5:
       R2 \leftarrow R2 + 8
  i6:
       D2 ← MEM[R1]
  i7:
       D3 - D2 * D0¦
  i8:
       MEM[R2] ← D3¦
  i9:
       R1 ← R1 + 8
  i10: R2 ← R2 + 8
```






i1:

 $U25 \leftarrow MEM[T3]$ **→** i2: U26 ~ U25 \* U9 i3: MEM[T46] ← U26 i4:  $T47 \leftarrow T3 + 8$  $T48 \leftarrow T46 + 8$ i5: U27 ← MEM[T47]; i6: i7: U28 ← U27 \* U9 MEM[T48] ← U28 i8: i9: T49 ← T47 + 8 i10: T50 ← T48 + 8

```
i1:
      D2 ← MEM[R1]
→ i2:
       D3 - D2 * D0¦
  i3:
       MEM[R2] ← D3
  i4:
       R1 ← R1 + 8
  i5:
       R2 \leftarrow R2 + 8
  i6:
       D2 ← MEM[R1]
  i7:
      D3 ← D2 * D0¦
  i8:
       MEM[R2] ← D3¦
       R1 ← R1 + 8
  i9:
  i10: R2 ← R2 + 8
```







RAM i2

```
U25 \leftarrow MEM[T3]
 i1:
  i2:
        U26 ← U25 * U9
→ i3:
        MEM[T46] ← U26
  i4:
        T47 \leftarrow T3 + 8
        T48 \leftarrow T46 + 8
  i5:
        U27 ← MEM[T47];
  i6:
  i7:
        U28 ← U27 * U9
        MEM[T48] ← U28
  i8:
 i9:
        T49 \leftarrow T47 + 8
  i10: T50 ← T48 + 8
```

```
i1:
       D2 ← MEM[R1]
  i2:
       D3 ← D2 * D0¦
→ i3:
       MEM[R2] ← D3
  i4:
       R1 ← R1 + 8
       R2 \leftarrow R2 + 8
  i5:
  i6:
       D2 ← MEM[R1]
  i7:
      D3 ← D2 * D0¦
  i8:
       MEM[R2] ← D3¦
       R1 ← R1 + 8
  i9:
  i10: R2 ← R2 + 8
```









```
i1:
       U25 ← MEM[T3]
  i2:
       U26 ← U25 * U9:
       MEM[T46] ← U26
  i3:
→ i4:
       T47 ← T3 + 8
       T48 \leftarrow T46 + 8
  i5:
       U27 ← MEM[T47];
  i6:
  i7:
       U28 ← U27 * U9
       MEM[T48] ← U28
  i8:
 i9:
       T49 ← T47 + 8
  i10: T50 ← T48 + 8
```

**i10:** R2 ← R2 + 8






**i5** 



i1: U25 ← MEM[T3] U26 ~ U25 \* U9 i2: i3: MEM[T46] ← U26 i4:  $T47 \leftarrow T3 + 8$ **→** i5: T48 - T46 + 8 U27 ← MEM[T47]; i6: i7: U28 ← U27 \* U9 MEM[T48] ← U28 i8: i9:  $T49 \leftarrow T47 + 8$ i10:  $T50 \leftarrow T48 + 8$ 






R1 ← R1 + 8


**i10:** R2 ← R2 + 8

i9:











- Conclusion:
  - Effective!
  - The larger the instruction window is, the more efficient the register renaming is.



# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer



# THE INGREDIENTS OF OUT-OF-ORDER EXECUTION

- The CPU has to fetch several instructions to be able to re-order them
  - They must be stored somewhere:
    - → instruction window (instruction pool, reservation station)
- A procedure that determines the execution order of the instructions
  - → dynamic scheduler
- An idea to reduce the number of dependencies between the instructions
  - → register renaming
- A trick to show in-order execution to the outside world
  - → re-order buffer

# DEPARTMENT OF NETWORKED SYSTEMS AND SERVICES www.hit.bme.hu

#### **RE-ORDER BUFFER**

- Unwanted side effect of out-of-order execution:
  - Registers/memory does not change in the order as given by the program
  - The memory is shared
    - Other processors are using it,
    - I/O devices are using it,
    - etc.
  - Not everybody is prepared for this behavior!
- Solution: re-order buffer (ROB)
  - An entry is allocated to each instruction when entering the CPU
  - After executing the instruction, the ROB stores
    - The result of the instruction
    - The destination of the result (register/memory location)
  - The results are written to the destination only when all preceding instructions are ready
    - Complete: execution has been finished
    - Retire: the result is written to its destination





Instruction:	Ready?	Result:	Where?
U25 ← MEM[T3]			U25





_	Instruction:	Ready?	Result:	Where?
	U25 ← MEM[T3]			U25
	U26 ← U25 * U9			U26





	Instruction:	Ready?	Result:	Where?
	<b>U25</b> ← <b>MEM</b> [ <b>T3</b> ]	V	<value></value>	U25
	U26 ~ U25 * U9			U26
_	MEM[T46] ← U26			MEM[T46]
<b>—</b>				





	Ready?	Result:	Where?
Instruction:			
 U25 ← MEM[T3]	V	<value></value>	U25
U26 ~ U25 * U9			U26
MEM[T46] ← U26			MEM[T46]
 T47 ← T3 + 8			T47





	Ready?	Result:	Where?
Instruction:			
U25 ← MEM[T3]	V	<value></value>	U25
U26 ~ U25 * U9			U26
<b>MEM[T46]</b> ← <b>U26</b>			MEM[T46]
<b>T47</b> ← <b>T3</b> + 8			T47
T48 - T46 + 8			T48





Instruction:	Ready?	Result:	Where?
U25 ← MEM[T3]	V	<value></value>	U25
U26 ← U25 * U9			U26
MEM[T46] ← U26			MEM[T46]
T47 ← T3 + 8	V	<value></value>	T47
T48 ~ T46 + 8			T48
U27 ← MEM[T47]			U27





	Ready?	Result:	Where?
Instruction:			
U25 ← MEM[T3]	V	<value></value>	U25
U26 ~ U25 * U9			U26
MEM[T46] ← U26			MEM[T46]
<b>T47</b> ← <b>T3</b> + 8	V	<value></value>	T47
T48 ← T46 + 8	V	<value></value>	T48
<b>U27</b> ← <b>MEM</b> [ <b>T47</b> ]			U27
U28 ~ U27 * U9			U28
			<u> </u>





Instruction:	Ready?	Result:	Where?
<b>U25</b> ← <b>MEM</b> [ <b>T3</b> ]	V	<value></value>	U25
U26 ~ U25 * U9	V	<value></value>	U26
MEM[T46] ← U26			MEM[T46]
T47 ← T3 + 8	V	<value></value>	T47
T48 ~ T46 + 8	V	<value></value>	T48
<b>U27</b> ~ MEM[T47]	V	<value></value>	U27
U28 ~ U27 * U9			U28
MEM[T48] ← U28			MEM[T48]





Instruction:	Ready?	Result:	Where?
U25 ← MEM[T3]	V	<value></value>	U25
U26 ~ U25 * U9	V	<value></value>	U26
MEM[T46] ← U26	V	<value></value>	MEM[T46]
T47 ← T3 + 8	V	<value></value>	T47
T48 - T46 + 8	V	<value></value>	T48
<b>U27</b> ← <b>MEM</b> [ <b>T47</b> ]	V	<value></value>	U27
U28 ← U27 * U9			U28
MEM[T48] - U28			MEM[T48]
<b>T49</b> $\leftarrow$ <b>T47</b> + 8			T49



# OUT-OF-ORDER INSTRUCTION EXECUTION

# Covered topics:

- Principle: dependency analysis
- Can be more efficient if register renaming is used
- We can imitate in-order execution with a re-order buffer
- Implementations:
  - Scoreboard (1964): no register renaming, no ROB
  - Tomasulo (IBM, 1967): has register renaming, but no ROB
  - Since Intel P6 (including Core i7): both register renaming and ROB
  - In mobile devices: since ARM Cortex A9

