Practical Design of Buck Converter

Dr. Taufik

Associate Professor Electrical Engineering Department California Polytechnic State University, USA

taufik@calpoly.edu http://www.ee.calpoly.edu/faculty/taufik






Tutorial Outline

- Brief Review of DC-DC Converter
- Design Equations
- Loss Considerations
- Layout Considerations
- Efficiency Improvement
- Synchronous Buck
- Resonant Buck
- PWM Controller
- Multiphase


- A circuit employing switching network that converts a DC voltage at one level to another DC voltage
- Two basic topologies:
- Non-Isolated
- Buck, Boost, Buck-Boost, Cuk, SEPIC
- Isolated
- Push-pull, Forward, Flyback, Half-Bridge, Full-Bridge

Practical Design of Buck Converter



- When ON: The output voltage is the same as the input voltage and the voltage across the switch is 0.
- When OFF: The output voltage is zero and there is no current through the switch.
- Ideally, the Power Loss is zero since output power = input power
- Periodic opening and closing of the switch results in pulse output


PECON 2008, Johor Bahru, Malaysia





$$\overline{\overline{V}}_0 = \frac{1}{T} \int_0^T v_o(t) dt = \frac{1}{T} \int_0^{DT} V_i dt = V_i D$$


$$Dutycycle = D = t_{on}f_s = \frac{t_{on}}{T}$$

- Duty Cycle range: 0 < D < 1
- Two ways to vary the average output voltage:
- Pulse Width Modulation (PWM), where ton is varied while the overall switching period T is kept constant
- Pulse Frequency Modulation (PFM), where ton is kept constant while the switching period T is varied











What is Buck Converter?

- A dc-dc converter circuit that steps down a dc voltage at its input
- Non-isolated hence ideal for board-level circuitry where local conversion is needed
- computers, anywhere when there is the need to convert Cell-phones, PDAs, fax machines, copiers, scanners, DC from one level (battery) to other levels
- Widely used in low voltage low power applications
- Synchronous version and resonant derivatives provide improved converter's efficiency
- Multiphase version supports low voltage high current applications


The Basic Topology



- Two types of Conduction Modes
- Continuous Conduction Mode (CCM)
 where Inductor current remains positive throughout the switching period
- Discontinuous Conduction Mode (DCM)
 where Inductor current remains zero for some time in the switching period




The Basic Topology



PECON 2008, Johor Bahru, Malaysia

Practical Design of Buck Converter


Steady State Analysis of CCM Buck: Transfer Function



- Inductor is the main storage element
- Transfer function may be derived from Volt Second Balance:
- Average Voltage across Inductor is Zero in steady state
- Inductor looks like a short to a DC

$$\overline{V_L} = v_{Lon}t_{on} + v_{Loff}t_{off} = 0$$

CCM Buck: Transfer Function




- When the switch is **closed** or **ON**
- Diode is reverse biased since
- Cathode (at Positive of Input) more positive than Anode (at 0 volt)
- Voltage across inductor:
- Recall that: $D = t_{on}/T$
- Then, duration of on time, ton:

$$V_{Lon} = V_S - V_O$$

$$t_{on} = DT$$

CCM Buck: Transfer Function




- When the switch is **OPEN** or **OFF**
- Inductor discharges causing its voltage to reverse polarity
- Diode conducts since
- Anode (0 volt) is more positive than the Cathode (at some negative voltage)
- Voltage across inductor:
- Recall that: $t_{off} = T t_{on} = T DT \rightarrow$

$$u_{Loff} = -V_{O}$$


$$t_{off} = (1-D)T$$

CCM Buck: Transfer Function




Average output voltage is LESS than Input Voltage

CCM Buck: Inductor Current



• When switch is ON, Inductor is charging:

$$v_L = V_S - V_O = L \frac{di_L}{dt}$$
 \Longrightarrow $\frac{di_L}{dt} = \frac{V_S - V_O}{L} = \oplus$





PECON 2008, Johor Bahru, Malaysia


Practical Design of Buck Converter

CCM Buck: Inductor Current


discharging:







CCM Buck: Inductor Current




We can then determine I_{Lmin} and I_{Lmax}

$$I_{L\min} = \overline{I_L} - \frac{\left|\Delta i_L\right|}{2} = \frac{V_0}{R} - \frac{1}{2} \left[\frac{V_0}{L} (1 - D)T \right] = V_0 \left[\frac{1}{R} - \frac{(1 - D)}{2Lf} \right]$$

$$L_{\mathrm{max}} = \overline{I_L} + \frac{\left|\Delta i_L\right|}{2} = \frac{V_0}{R} + \frac{1}{2} \left[\frac{V_0}{L} (1 - D)T \right] = V_0 \left[\frac{1}{R} + \frac{(1 - D)}{2Lf} \right]$$

Sizing Inductor: Critical Inductance



- Inductance value at which the inductor current reaches Boundary I_{Lmin} is used to determine the Critical Inductance (Minimum Conduction Mode)
- Any inductance lower than critical inductance will cause the buck to operate in Discontinuous Conduction Mode
- specifying the minimum percentage load where converter still Requirement is set either by means of maximum Δi, or by maintains CCM
- Set $I_{Lmin} = 0$, then solve for $L = L_C$, then choose L > 1.05* L_C

$$I_{L \min} = 0 = \overline{I_L} - \frac{|\Delta i_L|}{2} = V_0 \left[\frac{1}{R_{\max}} - \frac{(1-D)}{2L_C f} \right]$$
 $L_C = \frac{(1-D_{\max})R_{\max}}{2f}$

Sizing Inductor: Critical Inductance


$$L_C = \frac{(1 - D_{\text{max}})R_{\text{max}}}{2f}$$

Calculated at Minimum Input Voltage

- Switching frequency normally chosen by the designer
- The higher the switching frequency, the smaller the required critical inductance, i.e. beneficial for reducing size of Buck

- Calculated at Minimum Output
 Current = R_{max} = V_o/I_{omin}
- lomin is either given as percentage of load to maintain CCM, e.g. 10% load with CCM
- Or, lomin is calculated as specified by maximum ∆i_L, such that lomin = ∆i₁/2

Sizing Inductor: Peak Current



Maximum Load (output current)


- I_{Lmax} is used to determine peak current rating of Inductor
- load **>** Maximum output power rating per specified required Worst case maximum inductor current occurs at maximum output voltage

$$I_{L\max} = \overline{I_L} + \frac{\left|\Delta i_L\right|}{2} = V_0 \left[\frac{1}{R_{\min}} + \frac{(1 - D_{\min})}{2Lf} \right]$$
 Calculated from Highest Input Voltage

Chosen inductance value as discussed previously


Sizing Switch: Voltage Rating

Typical Instantaneous




- With ideal diode, the $V_{switch-max} = V_{inmax}$
- For non-ideal diode, $V_{\text{switch-max}} = V_{\text{inmax}} + V_F$ where V_F is the maximum forward drop across the diode (calculated at maximum load current)
- Use safety factor of at least 20%
- For MOSFET, the rating would be V_{DSmax}

Sizing Switch: Current Rating




- Switch current rating is calculated based on average value
- Draw switch current waveform and then compute the average value
- By KCL, Inductor Current = Switch Current + Diode Current
- During t_{ON}, Inductor current equals switch current
- During t_{OFF}, Inductor current equals diode current

Switch Current Waveform



PECON 2008, Johor Bahru, Malaysia

Switch Current Waveform for Current Rating



$$\overline{I_{Switch}} = rac{\left(i_{L \min} + i_{L \max}
ight) \cdot t_{on}}{2 \cdot T}$$

$$I_{Switch} = rac{\left(\left[i_{L\max} - \Delta i_{L}
ight] + i_{L\max}
ight) \cdot DT}{2 \cdot T} = rac{\left(2i_{L\max} - \Delta i_{L}
ight) \cdot D}{2}$$

$$\overline{I_{Switch}} = \left(i_{L\max} - \frac{\Delta i_L}{2}\right)D = \overline{I_L} \cdot D = \overline{I_o} \cdot D$$

$$I_{Switch-max} > I_{o\,max} \cdot D_{max}$$

14A, 500V, 0.400 Ohm, N-Channel Power MOSFET


This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17435.



- 14A, 500V
- $r_{DS(ON)} = 0.400\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
 Nanosecond Switching Speeds
- Linear Transfer Characteristics
 - High Input Impedance
- Related Literature
- TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


Sizing Diode (Schottky): Voltage Rating



- Known as PIV (Peak Inverse Voltage) or V_{RRM} is the maximum voltage across the diode
- With ideal switch, the $V_{RRM} = V_{inmax}$
- For non-ideal diode, $V_{RRM} = V_{inmax} + V_{SW}$ where V_{SW} is the maximum forward drop across the switch (calculated at maximum load current)
- Allow at least > 20% safety factor

Sizing Diode (Schottky): Current Rating

Same approach as that for the switch current



$$\overline{I_F} = \frac{\left(i_{L\min} + i_{L\max}\right) \cdot t_{off}}{2 \cdot T}$$

$$\overline{I_F} = \frac{\left(\left[i_{L\max} - \Delta i_L\right] + i_{L\max}\right) \cdot (1 - D)T}{2 \cdot T} = \frac{\left(2i_{L\max} - \Delta i_L\right) \cdot (1 - D)}{2}$$

$$\overline{\overline{I_F}} = \overline{I_L} \cdot (1 - D) = \overline{I_o} \cdot (1 - D)$$

$$|\overline{I_F} > \overline{I_{o\,\mathrm{max}}} \cdot \left(1 - D_{\mathrm{min}}\right)$$

SCHOTTKY RECTIFIER

2 Amp



Major Ratings and Characteristics


Characteristics		Units
I _{F(AV)} Rectangular waveform	2.0	A
V _{RRM}	45	Λ
I _{FSM} @tp=5µssine	068	А
V _F @1Apk,T _J = 125°C (per leg)	0.50	^
T _J range	-55 to 150	Э.

Description/Features

The surface mount Schottky rectifier series has been designed for applications requiring very low forward drop and very small foot prints. Typical applications are in portables, switching power supplies, converters, automotive system, freewheeling diodes, battery charging, and reverse battery protection.

- Small footprint, surface mountable
- Low profile
- Very low forward voltage drop
- High frequency operation
- Guard ring for enhanced ruggedness and long term reliability
- Common cathode

Sizing Output Capacitor: Voltage Rating



Capacitor Voltage should withstand the maximum output voltage

- Ideally: $V_{cmax} = V_o + \Delta V_o/2$


More realistic: Capacitor has ESR (Equivalent Series Resistance) which worsens ΔV_o Output voltage ripple contributed by ESR is (ESR * ΔI,)

Suppressing ripple contribution from ESR


Reduce ESR (Paralleling Caps, Low ESR Caps)

Reduce Al_L by increasing L or increasing switching frequency


Sizing Output Capacitor: Minimum Capacitance




- The AC component (ripple) of inductor current flows through the capacitor, leaving the average flowing through the load
- Capacitor current waveform will look like:



Sizing Output Capacitor: Minimum Capacitance



 $C = \frac{\left(1 - D_{\min}\right)}{8Lf^2 \left(\Delta V_o / V_o\right)}$ Percent V_{opp}



$$i_{Crms} = rac{i_{Cpk}}{\sqrt{3}} = rac{\Delta i_L/2}{\sqrt{3}} = rac{(1-D)V_O}{2\sqrt{3}Lf}$$

3

7

OFF

OFF


<u>N</u>

OFF

N O


$$i_{Crms} = \frac{(1 - D_{\min})V_O}{2\sqrt{3}Lf}$$

Sizing Input Capacitor: Voltage Rating



- Capacitor Voltage should withstand the maximum input voltage
- Ideally: $V_{cmax} = V_{inmax}$
- More realistic: Capacitor has ESR (Equivalent Series Resistance) contributes to capacitor loss
- Minimizing loss contribution from ESR
- Reduce ESR (Paralleling Caps, Low ESR Caps)


Sizing Input Capacitor: Minimum Capacitance



$$q = Area \cdot \Box = t_{off} \cdot D \cdot I_{o} = (1 - D)T \cdot D \cdot I_{o} = \frac{(1 - D) \cdot D \cdot I_{o}}{f}$$

$$q = C \cdot \Delta V_{in} \Rightarrow C = \frac{q}{\Delta V_{in}} = \frac{1}{\Delta V_{in}} = \frac{(1 - D) \cdot D \cdot I_{o}}{f}$$


$$C = \frac{(1-D) \cdot D \cdot I_{O \max}}{f \Delta V_{in}}$$



$$I_{Crms} = \sqrt{\left(I_{Switch-rms}\right)^2 - \left(I_{switch-avg}\right)^2}$$

$$I_{Crms} = \sqrt{\left[I_o \sqrt{D} \sqrt{\left(1 + \left[\frac{\Delta i_L}{2 \cdot I_o}\right]\right)}\right]^2 - (D \cdot I_o)^2}$$

To Summarize



Given:
$$V_S := 12V$$

$$Vo := 2.5V$$

$$Iomax := 1A$$

$$loccm := 0.1A$$
 %Vo := 1%

$$\%$$
Vo := 1%

$$f := 50 \text{kHz}$$

$$D \coloneqq \frac{V_0}{V_S}$$

$$D = 0.208$$

Inductor:

Lerit :=
$$\frac{(1-D)}{2 \cdot f} \cdot \frac{Vo}{Ioccm}$$

Lcrit =
$$1.979 \times 10^{-4}$$
H

Shoose:
$$L = 20$$

Choose:
$$L := 200.10^{-6} H$$

ILmax:= Iomax +
$$\frac{(1-D)\cdot V_0}{2\cdot L\cdot f}$$

$$ILmax = 1.099 A$$

$$\Delta IL := \frac{(1-D) \cdot V_0}{1 \cdot f}$$

$$\Delta IL = 0.198 A$$

MOSFET:

$$Vds := Vs$$

$$Id := D \cdot Iomax$$

$$Vds = 12V$$

$$Id = 0.208 A$$

$$Id = 0.208 A$$

Diode:

$$Vrrm := Vs$$

If $:= (1 - D) \cdot Iomax$

$$Vrrm = 12V$$

If
$$= 0.792 \text{ A}$$

Capacitor:

$$Vcmax := Vo + \frac{\%Vo \cdot Vo}{2}$$

$$Vcmax = 2.513 V$$


$$C = 1.979 \times 10^{-5} F$$

$$C := \frac{(1-D)}{8 \cdot L \cdot f^2} \cdot \frac{1}{\%Vo}$$

Choose
$$C_0 := 50.10^{-6} F$$

 $\%V_0 := \frac{(1-D)}{8 \cdot L \cdot f^2 \cdot C_0}$ %1


$$%Vo = 0.396\%$$



Practical Design of Buck Converter

PECON 2008, Johor Bahru, Malaysia

Taufik | Page 42





Non-ideal Buck: Loss Considerations

- When efficiency estimation is required in the design, losses in Buck circuit should be considered
- Several major losses to consider:
- Static loss of MOSFET
- Switching loss of MOSFET
- MOSFET Gate Drive Losses
- Static loss of diode
- Switching loss of diode
- Inductor's copper loss
- Capacitor's ESR loss

Static Loss of MOSFET


- With MOSFET, its on resistance R_{DSon} directly impacts the static loss
- R_{DSon} depends on applied gate voltage and MOSFET's junction temperature





Static Loss of MOSFET

Recall, switch current:




Static loss for MOSFET with R_{DSon}:


$$P_{static} = I_{switch-rms}^2 \cdot R_{DSon}$$

$$P_{static} = \left(I_o \sqrt{D} \sqrt{\left(1 + \left[rac{\Delta i_L}{2 \cdot I_o}
ight]
ight)}
ight)^2 \cdot R_{DSo}$$

Switching Loss of MOSFET

- The switching loss depends on how the voltage and current overlaps
- May be approximated with a scenario where voltage and current start moving simultaneously and reach their endpoints
- The overlap causes power loss (V x I)
- Will assume to occur both at turn-on and turn-off transitions





Switching Loss of MOSFET & Gate Drive Loss

When MOSFET is off, its output capacitance Coss is being charged >> translates to loss

$$P_{Coss} = \frac{1}{2} C_{OSS} V_{in}^2 f$$

Gate drive loss comes from the total gate charge Q_{gate} and the gate drive voltage $V_{\it gate}$ used

$$P_{gate} = \frac{1}{2} Q_{gate} V_{gate} f$$


Static Loss of Diode: Forward Loss


- Losses that occur during diode's fully on (forward loss) and fully off (reverse loss) conditions
- forward voltage (V_F) and forward current (I_F) , in Forward loss come from the product of diode's addition to the rms loss due to diode dynamic resistance, r_d

$$P_{forward} = V_f \cdot \overline{I_f} + \widetilde{I_f^2} \cdot r_d$$

Taufik | Page 50

Static Loss of Diode: Forward Loss





$$\overline{\overline{I_f}} = (1 - D) \cdot \overline{\overline{I_o}}$$

$$\widetilde{I_f} = \sqrt{\frac{(1-D)}{3}} \left[I_{\mathrm{max}}^2 + I_{\mathrm{min}}^2 + I_{\mathrm{max}}^2 \cdot I_{\mathrm{min}} \right]$$

Static Loss of Diode: Reverse Loss

 Loss occurs when the diode is in the fully off or nonconducting condition

$$P_{reverse} = V_r \cdot I_r \cdot (1 - D)$$





Figure 2. Typical Reverse Current Per Diode

Taufik | Page 52

Switching Loss of Diode: Turn On Loss


The switching behavior at turn-on is characterized by a low value of peak forward voltage (VFP) and forward recovery time (t_{fr})



Taufik | Page 53

Switching Loss of Diode: Turn On Loss

datasheet, whereas dl_d(t)/dt itself is also available in the datasheet Both V_{FP} and t_{fr} are normally plotted against dl_d(t)/dt in the for a given set of conditions




Symbol	Parameter	Test conditions	Min	Typ Max Unit	Мах	Unit	
伟	Forward recovery time	$Tj = 25^{\circ}C$ $I_F = 8 \text{ A, dI}_F/dt = 64 \text{ A/}\mu s$ measured at, $1.1 \times V_F max$			500	ns	
VFp	Peak forward voltage	Tj = 25°C I _F = 8A, dI _F /dt = 64 A/μs			10	>	

PECON 2008, Johor Bahru, Malaysia

Practical Design of Buck Converter

Switching Loss of Diode: Turn Off Loss

due to the overlapping of diode voltage and current at Turn-off loss constitutes appreciable switching losses turn-off with its associated reverse-recovery time




$$igg / \left (rac{ w_d}{dt} \left | t_{1(rr)}
ight) \ t_{rrb} = 1.11 \cdot \left (t_{rr} - t_{rra}
ight) \ \left [t_{2rr}, t_{3rr}
ight] = k_{rr} \cdot t_{rrb}$$


$$P_{off} = 0.5V_{ds}I_{d0}\frac{I_{d0}}{\left(\frac{dI_{d}}{dt}\bigg|_{t_{1(rr)}}\right)} + 0.033V_{d0}I_{rrm}t_{rra} + V_{d0}I_{rrm}\left(0.467 - 0.433k_{rr} + 0.15k_{rr}^{2}\right)t_{rrb}$$

Inductor's Copper Loss

Inductor's winding is made of copper and hence inherently it will have resistive loss



With inductor's dc resistance of R, and inductor's rms current, the copper loss of inductor is:



Inductor's Core Loss

- Factors affecting core loss: switching frequency F, temperature, flux swing B
- General form:

Core Loss = Core Loss/Unit Volume x Volume


Where,

Core Loss/Unit = $k1 \times B^{k2} \times F^{k3}$

Constants k1, k2, and k3 are normally provided by the core manufacturers

Capacitor's ESR Loss

- Real world capacitors posses ESR (Equivalent Series Resistance)
- ESR can measured with, for example, Capacitor Wizard



Loss due to Capacitor's ESR is:

$$P_{ESR} = \widetilde{I_C}^2 ESR$$

$$\widetilde{I_C} = rac{\Delta i_L}{2\sqrt{2}}$$

Buck Design with Losses

Taufik

 $\mu \equiv 1{\cdot}10^{-6}$

Pomax := 120WMaximum Output Power:

Vonom := 12VNominal Output Voltage:

Vinom := 24VNominal Input Voltage:

Fs := 250 kHzSwitching Frequency:

Vopp := 2%Maximum Ripple Percentage:

Minimum Percent CCM:

Iccm := 10%

Design Calculations and Sizing Components:

 $D := \frac{Vonom}{Vinom} = 0.5$ Nominal Duty Cycle:

 $(1-D) \cdot \left(\frac{\text{Vonom}}{\text{Iccm-Pomax}} \right)$

Critical Inductance:

with assumed DC resistance of: Lo := $200 \mu H$ Choose L > Lc ILopk := Vonom $\frac{1}{\frac{\text{Vonom}^2}{\text{Pomax}}} + \frac{(1-D)}{2 \cdot \text{Lo} \cdot \text{Fs}} = 10.06 \text{A}$ Peak Inductor Current:

 $Id := D \cdot \frac{Pomax}{Vonom} = 5A$ Switch Current:

Switch Voltage:

Vswmax := Vinom = 24V

Choose MBR3040

Capacitor Voltage Rating:

 $Vcap := Vonom + \left(\frac{Vopp \cdot Vonom}{2}\right) = 12.12V$ $C_0 := \frac{(1-D)}{2} = 250 \times 10^{-3} \text{ F} \cdot \mu$ $8 \cdot \text{Lo-Fs}^2 \cdot \text{Vopp}$ Capacitance:

Icaprms := $\frac{(1-D) \cdot Vonom}{2\sqrt{3} \cdot Lo \cdot Fs} = 0.035A$ RMS Current Rating:

Choose a 25V 50uF capacitor

Power Loss Calculations

Rdson := $13m\cdot\Omega$ MOSFET Loss Calculations:

 $n\coloneqq 0..\,11$

 $\left(\frac{\text{Load}_{n}}{100} \cdot \text{Pomax} \right) \\
Vonom$

Output Current Array:

Static Loss:

 $\mathsf{Pmos1}_n := \left(\mathsf{Io}_n \cdot \!\! \sqrt{D} \cdot \!\! \sqrt{1 + \mathsf{Iccm}}\right)^2 \! \mathsf{Rdson}$ $Idrms_n := Io_n \cdot \sqrt{D} \cdot \sqrt{1 + Iccm}$

 $Load_n :=$

0.01

10 30 40

05 09 05

8 8 100 Taufik | Page 60

ton
$$1 := 12ns$$
 to

toff
$$l := 15ns$$

$$Coss := 700pF$$

$$Qg := 2 \ln C$$

$$Pmos2 := \frac{\text{Io .Vinom(ton1 + toff1).Fs}}{6}$$

Pcoss :=
$$\frac{1}{2}$$
·Coss·Vinom·Fs = 0.05W

$$Vg := 12V$$

Fs = 0.05W Pgate :=
$$\frac{1}{2}$$
·Qg·Vg·Fs = 0.032W

Pmostot :=
$$Pmos1_n + Pmos2_n + Pcoss + Pgate$$

Diode Loss Calculations

$$Ifavg_n := Io_n \cdot (1 - D)$$

Rd :=
$$\frac{0.62V - 0.4V}{4A - 0.5A} = 0.063\Omega$$

$$\Delta IL := \frac{\text{Vonom} \cdot (1 - D)}{\text{Lo-Fs}} = 0.12A$$

$$Ifrms_n := \sqrt{\frac{(1-D)}{3}} \cdot \left[\left(Io_n + \frac{\Delta IL}{2} \right)^2 + \left(Io_n - \frac{\Delta IL}{2} \right)^2 + \left(Io_n - \frac{\Delta IL}{2} \right) \cdot \left(Io_n + \frac{\Delta IL}{2} \right) \cdot \left(Io_n$$

$$PdI_n := Vf \cdot Ifavg_n + (Ifims_n)^2Rd$$

Ir := 0.00015A

$$Pd2 := Vr Ir (1 - D) = 0.001W$$

Assume:
$$tfr := 500ns$$

$$Vfp := 10V$$

Efficiency of 12V 120W

$$Pd3_n := 0.4 \left(Vfp - Vf_n \right) \cdot tfr \cdot Ifavg_n \cdot Fs$$

Efficiency 0.725

0.815

$$\operatorname{Adtot}_n := \operatorname{Pd1}_n + \operatorname{Pd2}_n + \operatorname{Pd3}_n$$

Pdtot := Pd1 + Pd2 + Pd3 n

Inductor Loss Calculation

ILrms :=
$$\operatorname{Io} \cdot \left(\frac{1 + \frac{1}{3} \cdot \left(\frac{\Delta \operatorname{IL}}{2 \cdot \operatorname{Io}} \right)^{2}}{3 \cdot \left(\frac{2 \cdot \operatorname{Io}}{n} \right)} \right)$$

$$PLo_n := \left(ILrms_n\right)^2 \cdot RLo$$

100

9 20

30 20 10

Capacitor Loss Calculation

Assume: ESR :=
$$150m\cdot\Omega$$

$$Icrms := \frac{\Delta IL}{2\sqrt{3}} = 0.035A$$

$$Pc := Icrms^2 \cdot ESR$$

Total Loss Calculation

Ptotal :=
$$Pmostot_n + Pdtot_n + PLo_n + Pc$$

$$Po_n := Vonom \cdot Io_n$$

Efficiency ==>
$$\eta_n := \frac{Po_n}{Po_n + Ptotal_n}$$

Another Example

DESIGN EXAMPLE: BUCK REGULATOR

The following example illustrates the design of an ideal Buck Regulator in Continuous Conduction Mode which is maintained down to 10% of the full load current of 5A

Given Parameters

Input Voltage
$$Vin := 48V$$

Output Voltage
$$Vo := 12V$$

$$lency fs := 100 kHz$$

 $T_S := \frac{1}{f_S}$

Hence

Iomax := 10A

Full Load Current

Output Vpp-ripple
$$\Delta V_0 := 10.10^{-3} V$$

Parameter dan Design Calculations

ton :=
$$\frac{V_0}{V_{iin}}$$
-Ts

ton =
$$2.5 \times 10^{-6}$$
 s

$$Iomin = 1A$$

$$Lc := \frac{Vin - Vo}{2 \cdot Iomin} \cdot ton$$

$$Lc = 4.5 \times 10^{-5} H$$

Choose a bigger inductor (say 10% bigger) $L := 1.1 \cdot L_c$

$$L = 4.95 \times 10^{-5} H$$

With the chosen Inductor, the minimum output current can now be recomputed

$$Iomin := \frac{Vin - Vo}{2 \cdot L} \cdot ton \quad Iomin = 0.909A$$

Next we will determine ILmin and ILmax at Full load

Given TWO equations in terms of ILmin and ILmax

Given

$$\frac{\text{LLmax} + \text{LLmin}}{2} = \text{Iomax}$$

$$ILmax - ILmin = \frac{Vin - Vo}{I} \cdot ton$$

$$\begin{pmatrix} LLmin \\ LLmax \end{pmatrix} := find(ILmin, ILmax)$$

Hence, at FULL load

$$ILmin = 9.091A$$

$$ILmax = 10.909A$$

$$\Delta IL := ILmax - ILmin$$

$$\Delta IL = 1.818A$$

Next we will determine ILmin and ILmax at Minimum load

Initial Guesses for ILmin and ILmax

ILmin1 :=
$$1A$$

$$ILmax1 := 1A$$

Given TWO equations in terms of ILmin and ILmax

Given

$$\frac{\text{ILmax1} + \text{ILmin1}}{\text{Lomin}} = \text{Iomin}$$

$$ILmax1 - ILmin1 = \frac{Vin - Vo}{r} \cdot ton$$

$$\left(\begin{array}{c} \text{LLmin1} \\ \text{LLmax1} \end{array} \right) := \text{Find}(\text{LLmin1}, \text{LLmax1})$$

$$ILmin1 = 0A$$

$$ILmax1 = 1.818A$$

$$\Delta IL1 := ILmax1 - ILmin1$$

$$\Delta IL1 = 1.818A$$

Finding Output Capacitor Value

Compute approximate value of ESR
$$= \frac{\Delta Vo}{\Delta To}$$

$$ESR = 5.5 \times 10^{-3} \Omega$$

Assume we will be using Electrolytic Capacitor whose ESR*C=65us

$$Co := \frac{65 \cdot 10^{-6}}{FSR}$$

$$Co = 0.012F$$

Choose next standard value of the capacitor

$$Co := 15.10^{-3}F$$

ESR :=
$$\frac{65 \cdot 10^{-6} \text{ s}}{\text{Co}}$$

$$ESR = 4.333 \times 10^{-3} \Omega$$

Ripple due to Capacitor charge and discharge

$$\Delta Vc := \frac{\Delta IL \cdot Ts}{8Co}$$

$$\Delta Vc = 1.515 \times 10^{-4} \mathrm{V}$$

Ripple due to Capacitor's ESR

$$\Delta Vesr := \Delta IL \cdot ESR$$

$$\Delta Vesr = 7.879 \times 10^{-3} V$$

Total Ripple

$$\Delta V tot := \Delta V c + \Delta V esr$$

$$\Delta V tot = 8.03 \times 10^{-3} \, \mathrm{V}$$

STOP! Check to see if∆Vtot meets the RIPPLE requirement

Equation of IL during ON time

$$IL.1(t) := IL.min + \frac{\Delta IL}{ton} \cdot t$$

Equation of IL during OFF time

IL2(t) := ILmax +
$$\frac{-\Delta IL}{Ts - ton} \cdot t$$


$$\operatorname{Icrms} := \sqrt{\frac{1}{Ts}} \cdot \left[\int_{0s}^{ton} (\operatorname{IL}1(t) - \operatorname{Iomax})^2 \, dt + \int_{ton}^{Ts} (\operatorname{IL}2(t) - \operatorname{Iomax})^2 \, dt \right]$$


Icrms = 0.742A


Power Loss in the Capacitor


Pcap :=
$$Icrms^2 ESR$$

$$Pcap = 2.388 \times 10^{-3} \text{ W}$$










PECON 2008, Johor Bahru, Malaysia

Practical Design of Buck Converter



Efficiency Improvement

- Ways to improve converter's efficiency:
- MOSFET
- Low R_{dson} for High Duty Cycle
- Low Gate Charge for Low Duty Cycle
- Paralleling for High Current
- Schottky Diode
- Low forward drop
- Short recovery time
- Inductor
- Multiple parallel winding such as Bifiliar (two windings), Trifiliar (three windings)


Taufik | Page 72


Efficiency Improvement

- Capacitors
- Low ESR
- Paralleling caps (increasing capacitance while reducing ESRs)
- Lower inductor current ripple
- Reduce rms loss (inductor and output capacitor)
- Increase switching frequency or inductance
- Switching loss and real-estate trade off
- Lower gate drive voltage
- Use of Synchronous MOSFET in place of diode, especially for low voltage and high current output

Synchronous Rectification

- Replaces freewheeling schottky with MOSFET
- Especially beneficial on low duty cycle and high current applications
- Due to required dead time and slow MOSFET's body diode, a Schottky is connected across the Synchronous MOSFET
- MOSFET + Schottky = FETKY combo such as IRF7326D2






PECON 2008, Johor Bahru, Malaysia

Practical Design of Buck Converter

Soft-Switching


- Prevents hard-switching or the overlapping of switch's voltage and current during turn-on and turn-off transitions
- switching losses which is proportional to switching frequency
- waveforms to inherently go to zero at which switching transition is Use of resonant circuit to shape switch voltage and/or current initiated **→** zero switching loss



PECON 2008, Johor Bahru, Malaysia

Soft-Switching

- Quasi-resonant buck topologies such as Zero-Voltage and Zero Current Resonant Switch Buck converter
- UC1865 UC1868, UC1861 UC1864, MC34067 and Needs constant-on or constant-off controllers such as MC33067, TDA4605-3, TDA4605-2




PECON 2008, Johor Bahru, Malaysia


Practical Design of Buck Converter

Soft-Switching

- Zero-Current Resonant Switch Buck
- Turns switch OFF at zero current



- Zero-Voltage Resonant Switch Buck
- Turns switch ON at zero voltage



- Current Mode Controller will be used due to many of its advantages
- Easy Compensation
- With voltage-mode, the sharp phase drop after the filter resonant frequency requires a type III compensator to stabilize the system
- Current-mode control looks like a single-pole system, since the inductor has been controlled by the current loop
- Improves the phase margin, makes the converter much easier to control
- A type 2 compensator is adequate, greatly simplifies the design process
- With voltage-mode control, crossover has to be well above the resonant frequency, or the filter will ring.
- CCM and DCM Operation
- It is not possible to design a compensator with voltage-mode that can provide good performance in both CCM and DCM
- With current-mode, crossing the boundary between the two types of operation is not a problem
- Having optimal response in both modes is a major advantage, allowing the power stage to operate much more efficiently
- Line Rejection
- Closing the current loop gives a lot of attenuation of input noise
- Even with only a moderate gain in the voltage feedback loop, the attenuation of input ripple is usually adequate with current-mode control
- With voltage-mode control, far more gain (or feed forward) is needed in the main feedback loop to achieve the same performance

For the sake of example, we'll use UC184x or MIC38HC4x family





UC2842/3/4/5 UC2842/3/4/5 UC3842/3/4/5

Current Mode PWM Controller

FEATURES

- Optimized For Off-line And DC To DC Converters
- Low Start Up Current (<1mA)
- Automatic Feed Forward Compensation
- Pulse-by-pulse Current Limiting
- Enhanced Load Response Characteristics
- Hysteresis

Double Pulse Suppression

Under-voltage Lockout With


- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500khz Operation
- Low Ro Error Amp

DESCRIPTION


The UC1842/3/4/5 family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N Channel MOSFETs, is low in the off state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UVLO thresholds of 16V (on) and 10V (off), ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.4V and 7.6V. The UC1842 and UC1843 can operate to duty cycles approaching 100%. A range of zero to 50% is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.

BLOCK DIAGRAM




- Selecting Timing Resistor and Timing Capacitor
- Maximum Duty Cycle and Switching Frequency have to be determined
- Percent Dead time would then be computed from Dmax
- Using % Dead time along with Switching Frequency, we can then use plots provided in the data sheet to determine the required timing capacitor and timing resistor
- Example: Let's say that Dmax was calculated to be 70% or 0.7. Add safety factor to Dmax. Say 10% such that Dmax' = 0.8



- The dead time is therefore = 100% 80% = 20%
- If switching frequency used is 80 kHz, then the value for % dead time along with switching frequency can be used to determine the required Timing Capacitor
- This is done by using the plot provided in the data sheet.


Practical Design of Buck Converter

- From plot, 80 kHz intersects the 20% dead time at approximately Timing Capacitor value of 10 nF.
- Next, the timing resistor is found from the plot which is also provided in the data sheet





Practical Design of Buck Converter

- Plot shows that 80kHz intersects the timing capacitor plot for 10 nF at timing resistance approximately equals to $2k\Omega$
 - So, in order to provide the 20% dead time at 80 kHz switching frequency, the timing components are: C_T = 10 nF and R_T = 2 k Ω



- Feedback Compensation
- As a start, typically a small capacitor is placed on ZF (such as 2200 pF) for feedback compensation
- be investigated to give the desired gain and phase margin and stability (over wide range of load) Once a prototype is built, the feedback compensation will
- Involves decision of whether to use type I, II, or III error amplifier






- Steps for selecting components in Type 2
- Choose cross-over frequency F_{cross} to be around 1/3 of switching frequency F_{switch}
- The required pole frequency F_{p0} that yields the desired crossover frequency of the open loop gain (where H_0 is dc gain of the plant)
- $F_{p0} = \frac{F_{cross}}{H_o}$ $C_1 = \frac{1}{2\pi R_1 F_{p0}}$
 - Calculate capacitor C₁ where R₁ should have been selected when setting the voltage divider
- Calculate $\rm R_2$ using the previously calculated $\rm C_1$ and the output pole of the plant $\rm F_p$ I

 $R_2 = \frac{1}{2\pi C_1 F_p}$


 $2\pi ESR \cdot F_{esr}$ Calculate capacitor ${
m C_3}$ where ${
m F_{esr}}$ is the location of the ESR zero $\,C_3=-1$

I



Current Sensing Resistor

- Need to calculate power rating of the sensing resistor. This involves calculating worst case $I_{\rm rms}$ through the sensing resistor, and then compute $P=(I_{\rm rms})^{2*}R_{\rm sense}$
 - A low pass RC filter circuit is also needed to eliminate leading spike on the pulse voltage resulted from current being sensed
 - Ensure that voltage out of the filter is less than 1V (for this controller). If not, then reduce the value of $R_{\rm sense}$



Layout Considerations

- Keep trace inductance low (preferably by reducing length, not increasing width) for the critical path (switch and diode paths)
- Noise spikes may appear in input and output, and to the controller chip
- Avoid using a current probe (a loop of wire) for diode and switch due to additional inductance it will produce
- Provision of good Input decoupling since input capacitor is in the critical path
- the supply end to ground, and another one close to the switch to ground Besides the usual bulk capacitor, also put a small ceramic capacitor at
- Provision of good decoupling with a small ceramic capacitor between input and ground pins
- Try using shielded inductor, and position the inductor away from the controller and feedback trace
- In multi-layer boards, dedicate one layer for ground
- Keep the feedback trace as short as possible to minimize noise pickup and place it away from noise sources

Practical Design of Buck Converter


- The technique used mainly in very low voltage and high power applications such as processors
- response, greater efficiency and power management solutions Next-generation networking ASICs and processors require multiple lower voltages, higher currents, faster dynamic that reside close to the load
- To meet the need of increasing power density through higher efficiencies and higher operating frequencies
- A novel power architecture, multiphasing topologies, is emerging to contend with tomorrow's power requirements
- usually managed with 2-phase solutions, whereas higher High-density applications with lower power levels are power levels can require up to 4-phase solutions

Taufik | Page 89


- Multiphasing address 5 key parameters in power conversion
- Efficiency: The best power efficiency is achieved by converting a voltage in a single stage, rather than double conversion.
- For example, assume you want to convert 48V to 1.2V at 100W using a 2-phase forward converter
- phases. The FET on-losses are $I^2 \times R$, which equates to a In a 2-phase conversion, current is split equally in the two 50% reduction in on-losses
- Lower peak currents provide lower turn-on and turn-off losses, resulting in lower switching losses
- Lower turn-on and switching losses provide overall greater efficiency
- phases. Higher operating frequency equates to less input/output equivalent to the PWM clock frequency times the number of Input/output ripple reduction: Multiphasing PWM controllers ncreases switching frequency. The resulting frequency is capacitance and smaller input/output inductors


- operating frequency, equal to clock frequency times the Fast dynamic response. Improved dynamic response is number of phases, which allows for higher crossover. the result of smaller output inductors allowing for fast response to current changes combined with higher
- eschewing hand soldering of large transformers, inductors demand smaller form factors and automated assembly, Ease of manufacturability: Next-generation designs and capacitors.
- even higher with the emergence of modules operating in techniques, you spread the heat evenly over the whole critical at these new power densities. The challenge is Better thermal management: Thermal management is converter, avoiding hot spots and improving converter extended temperature range. With multiphasing reliability


Taufik | Page 91




Taufik | Page 92












Practical Design of Buck Converter

Taufik | Page 93






Two-Phase vs. 1 Buck



Two-Phase vs. 1 Buck



Power Electronics Lab at Cal Poly State University

- 6 Instructional Lab Benches, 2 Project/Thesis Benches
- For further information, contact Power Electronics Lab Coordinator, Dr. Taufik at taufik@calpoly.edu







Taufik | Page 97