

Outline

- ❏ Introduction
- ❏ Architecture of a RISC Processor
- ❏ **Implementation**



Pirouz Bazargan Sabet

June 2014

Implementation

Implementation of DEC cycle

- Next instruction address calculation




Pirouz Bazargan Sabet

June 2014

Implementation

Example : Beq rs, rt, label




Pirouz Bazargan Sabet

June 2014

Implementation

Example : Beq rs, rt, label



Pirouz Bazargan Sabet

June 2014

Next instruction address


- Sequential address (SeqA)
- Branch target address (BraA)
- Jump address (JmpA)
- Source register (Rs)
- **0xBFC0 0000** (RstA)
- **0xBFC0 0380** (BexA)
- Exception base register (ExcA)
- Return address (Epc)
- Return address (Eepc)



Pirouz Bazargan Sabet

June 2014

Next instruction address




Reset > Exception > Instruction



Pirouz Bazargan Sabet

June 2014

Next instruction address



Propagation delays on commands
Propagation delays on data



Pirouz Bazargan Sabet

June 2014

Next instruction address

Considering data propagation delays

$$\text{BraA} > \begin{matrix} \text{SeqA} \\ \text{Rs} \end{matrix} \gg \begin{matrix} \text{Epc} \\ \text{Eepc} \\ \text{JmpA} \\ \text{ExcA} \end{matrix} > \begin{matrix} \text{RstA} \\ \text{BexA} \end{matrix}$$




Pirouz Bazargan Sabet

June 2014

Next instruction address

Considering data propagation delays




Pirouz Bazargan Sabet

June 2014

Next instruction address

Considering data propagation delays



Pirouz Bazargan Sabet

June 2014

Next instruction address

- Sequential address (SeqA)
- Branch target address (BraA)

	Beq	Bne	Bltz	Bgez	Blez	Bgtz
Condition	$Rs = Rt$	$Rs \neq Rt$	$Rs < 0$	$Rs \geq 0$	$Rs \leq 0$	$Rs > 0$
True	BraA	BraA	BraA	BraA	BraA	BraA
False	SeqA	SeqA	SeqA	SeqA	SeqA	SeqA




Pirouz Bazargan Sabet

June 2014

Next instruction address

$Rs = Rt$ if Beq
 $Rs \neq Rt$ if Bne
 $Rs < 0$ if $Bltz$
 $Rs \geq 0$ if $Bgez$
 $Rs \leq 0$ if $Blez$
 $Rs > 0$ if $Bgtz$



Pirouz Bazargan Sabet

June 2014

Propagation delays on commands

Next instruction address

- Sequential address (SeqA)
- Branch target address (BraA)

	Beq	Bne	Bltz	Bgez	Blez	Bgtz
Condition	$Rs = Rt$	$Rs \neq Rt$	$Rs < 0$	$Rs \geq 0$	$Rs \leq 0$	$Rs > 0$
True	BraA	SeqA	BraA	SeqA	BraA	SeqA
False	SeqA	BraA	SeqA	BraA	SeqA	BraA

3 conditions instead of 6 - swapped data




Pirouz Bazargan Sabet

June 2014

Next instruction address

$Rs = Rt$ if Beq, Bne
 $Rs \neq Rt$ if Bne
 $Rs < 0$ if $Bltz, Bgez$
 $Rs \geq 0$ if $Bgez$
 $Rs \leq 0$ if $Blez, Bgtz$
 $Rs > 0$ if $Bgtz$



Pirouz Bazargan Sabet

June 2014

Propagation delays on commands

Next instruction address

- Sequential address (SeqA)
- Branch target address (BraA)

	Beq	Bne	Bltz	Bgez	Blez	Bgtz
Condition	$Rs = Rt$	$Rs \neq Rt$	$Rs < 0$	$Rs \geq 0$	$Rs \leq 0$	$Rs > 0$
True	BraA	SeqA	BraA	SeqA	BraA	SeqA
False	SeqA	BraA	SeqA	BraA	SeqA	BraA

2 conditions instead of 6 - swapped data




Pirouz Bazargan Sabet

June 2014

Next instruction address

$Rs = Rt$ if $Beq, Bne, Blez, Bgtz$
 $Rs < 0$ if $Bltz, Bgez, Blez, Bgtz$
 $Rs \leq 0$ if $Blez, Bgtz$




Pirouz Bazargan Sabet

June 2014

Propagation delays on commands

Next instruction address

if $C1 = 1$ and $C2 = 0 \Rightarrow S = X$
if $C1 = 0$ and $C2 = 1 \Rightarrow S = Y$




Pirouz Bazargan Sabet

June 2014

Next instruction address

Putting all together


$C7 = \text{Status (2)}$
 $C6 = \text{Eret}$
 $C9 = \text{Status (22)}$
 $C8 = \text{Reset}$
 $C5 = \text{Eret} + J$



Pirouz Bazargan Sabet

June 2014

Next instruction address




In Blez, Bgtz, the Rt field is 0 (Rt = R0)

	C0	C1	C2	C3	C4
Beq T	1	1	1	1	1
Beq F	0	1	1	1	1
Bne T	0	0	0	1	1
Bne F	1	0	0	1	1
Bltz T	-	1	0	1	1
Bltz F	-	0	1	1	1
Blez T	1 if Rs=Rt	1	0 if Rs<0	1	1
Blez F	0	0	1	1	1
Bgtz T	0	0	1	1	1
Bgtz F	1	1	0	1	1
Bgez T	-	0	1	1	1
Bgez F	-	1	0	1	1
Jr	-	1	0	0	-
J	-	0	1	-	1
Eret	-	0	1	-	1
Seq	-	0	1	-	1
XR	-	0	1	-	0



Next instruction address



$C3 = \text{Br}$
 $C4 = \text{XR}$
 $C2 = (\text{Bltz} + \text{Bgez} + \text{Blez} + \text{Bgtz}) \cdot (\text{Rs} < 0) + \text{Beq} + \text{J} + \text{Eret} + \text{Seq} + \text{XR}$
 $C1 = (\text{Bltz} + \text{Bgez} + \text{Blez} + \text{Bgtz}) \cdot (\text{Rs} < 0) + \text{Beq} + \text{Jr}$
 $C0 = (\text{Rs} = \text{Rt})$

	C0	C1	C2	C3	C4
Beq T	1	1	1	1	1
Beq F	0	1	1	1	1
Bne T	0	0	0	1	1
Bne F	1	0	0	1	1
Bltz T	-	1	0	1	1
Bltz F	-	0	1	1	1
Blez T	1 if Rs=Rt	1	0 if Rs<0	1	1
Blez F	0	0	1	1	1
Bgtz T	0	0	1	1	1
Bgtz F	1	1	0	1	1
Bgez T	-	0	1	1	1
Bgez F	-	1	0	1	1
Jr	-	1	0	0	-
J	-	0	1	-	1
Eret	-	0	1	-	1
Seq	-	0	1	-	1
XR	-	0	1	-	0