```
library ieee;
use ieee.std_logic_1164.all;
entity additionneur4bit is
port(
    a,b
              : in std_logic_vector(3 downto 0);
    cin
              : in std logic:
              : out std_logic_vector(3 downto 0);
              : out std_logic);
    cout
end:
architecture archConc of additionneur4bit is
component additionneur
port(
    a.b.cin : in std logic:
     s,cout : out std_logic);
end component;
signal c : std_logic_vector(2 downto 0);
begin
   add_1: additionneur port map (a(0),b(0),cin,s(0),c(0));
```



```
add_2: additionneur port map (a(1),b(1),c(0),s(1),c(1));
add_3: additionneur port map (a(2),b(2),c(1),s(2),c(2));
add_4: additionneur port map (a(3),b(3),c(2),s(3),cout);
end archConc;
```





```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all:
entity additionneur4bit_1 is
port(
              : in std_logic_vector(3 downto 0);
     a.b
     cin
              : in std_logic;
              : out std_logic_vector(3 downto 0);
     S
     cout
              : out std_logic);
end;
architecture archConc of additionneur4bit_1 is
   signal s_int : unsigned (4 downto 0);
   signal cin_nat: natural range 0 to 1;
   signal t : std_logic_vector (4 downto 0);
begin
      cin nat <= 1 when cin='1' else 0:
   s_int <= unsigned('0' & a) + unsigned('0' & b) + cin_nat;</pre>
         <= std_logic_vector(s_int(3 downto 0));
```



```
cout <= s_int(4);
end archConc;</pre>
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all:
entity additionneur4bit_1a is
port(
              : in std_logic_vector(3 downto 0);
    a,b
    cin
              : in std_logic;
              : out std_logic_vector(3 downto 0);
    S
              : out std_logic);
    cout
end:
architecture archConc of additionneur4bit_1a is
   signal s_int : unsigned (4 downto 0);
begin
   s_int <= unsigned('0' & a) + unsigned('0' & b) +
    unsigned(std_logic_vector'('0'&cin));
```



```
s <= std_logic_vector(s_int(3 downto 0));
cout <= s_int(4);
end archConc;</pre>
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity additionneur4bit_2 is
port(
     a,b
              : in std_logic_vector(3 downto 0);
     cin
              : in std_logic;
              : out std_logic_vector(3 downto 0);
              : out std_logic);
     cout
end:
architecture archConc of additionneur4bit 2 is
   signal s_int : unsigned (4 downto 0);
   signal cin_vector: std_logic_vector (0 downto 0);
begin
```





```
cin_vector(0) <= cin;</pre>
   s_int <= unsigned('0', & a) + unsigned('0', & b) + unsigned("0000" &</pre>
     cin_vector);
   --s_int <= resize(unsigned(a),5) + resize(unsigned(b),5) +
     resize(unsigned(cin_vector),5);
         <= std_logic_vector(s_int(3 downto 0));
   cout <= s_int(4);</pre>
end archConc:
```





```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all:
entity soustracteur4bit is
port(
              : in std_logic_vector(3 downto 0);
     a.b
     cin
              : in std_logic;
              : out std_logic_vector(3 downto 0);
     cout
              : out std logic):
end;
architecture archConc of soustracteur4bit is
   signal s_int : unsigned (4 downto 0);
   signal cin_vector: std_logic_vector (0 downto 0);
begin
   cin_vector(0) <= cin;</pre>
   s_int <= unsigned('0' & a) + unsigned(not('0' & b)) +</pre>
    unsigned("0000" & cin_vector);
```



```
--s_int <= resize(unsigned(a),5) + resize(unsigned(b),5) +
    resize(unsigned(cin_vector),5);
         <= std_logic_vector(s_int(3 downto 0));
   cout \leq s_{int}(4);
end archConc;
```



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity comparateur8bit 1 is
port(
     a,b : in std_logic_vector(7 downto 0);
     eq,gt,lt : out std_logic);
end;
architecture archConc of comparateur8bit_1 is
   signal diff: unsigned (7 downto 0);
begin
   diff <= unsigned(a)-unsigned(b);</pre>
   eq <= '1' when diff = 0 else '0';
   gt <= '1' when diff > 0 else '0';
   lt <= '1' when diff < 0 else '0':
end archConc:
```



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity comparateur8bit is
port(
    a,b : in std_logic_vector(7 downto 0);
    eq,gt,lt : out std_logic);
end:
architecture archConc of comparateur8bit is
begin
   eq <= '1' when a = b else '0';
   gt <= '1' when a > b else '0';
   lt <= '1' when a < b else '0':
end archConc:
```

