
\*\*\*\*\*

## C-MOS SCSI PROTOCOL CONTROLLER

—TOP VIEW—



(VDD = +5 V)

PIN NO.	I/O	SIGNAL									
1	_	GND	17	_	VDD	33	I/O	RST	49	1	A0
2	0	DREQ	18	1/0	SD0	34	1/0	MSG	50	I	A1
3	I	DACK	19	1/0	SD1	35	1/0	SEL	51	_	GND
4	I	DBWR	20	I/O	SD2	36	_	GND	52	I	A2-DBRD
5	_	VDD	21	_	GND	37	I/O	CD	53	I	A3-ALE
6	I/O	DB0	22	I/O	SD3	38	I/O	REQ	54	I	TESTIN
7	I/O	DB1	23	I/O	SD4	39	I/O	ĪO	55	I/O	PAD0
8	I/O	DB2	24	I/O	SD5	40	-	VDD	56	I/O	PAD1
9	_	GND	25	I/O	SD6	41	Ι	MODE	57	I/O	PAD2
10	I/O	DB3	26	_	GND	42	0	ĪNT	58	I/O	PAD3
11	I/O	DB4	27	1/0	SD7	43	l	GND	59	-	GND
12	I/O	DB5	28	1/0	SDP	44	_	RESET	60	I/O	PAD4
13	_	GND	29	1/0	ATN	45	_	WR	61	I/O	PAD5
14	I/O	DB6	30	1/0	BSY	46	Ι	RD	62	I/O	PAD6
15	I/O	DB7	31	_	GND	47	Ι	CS	63	I/O	PAD7
16	I/O	DBP	32	I/O	ACK	48	I	CLK	64	_	Vdd

## SYM53CF92A-64QFP (2/3)

**INPUT** 

A0, A1 ; ADDRESS

A2 - DBRD ; ADDRESS/READ SIGNAL FOR THE DMA DATA BUS

A3 - ALE ; ADDRESS CLK ; CLOCK

CS ; CHIP SELECT

DACK ; DMA ACKNOWLEDGE ; DMA WRITE SIGNAL

MODE ; MODE SELECT (PAD BUS/ADDRESS CONTROL BUS)

RD ; REGISTER READ SIGNAL

RESET ; CHIP RESET

TESTIN ; TEST

WR ; REGISTER WRITE SIGNAL

OUTPUT

DREQ ; DMA REQUEST SIGNAL

INT : OPEN-DRAIN INTERRUPT SIGNAL

INPUT/OUTPUT

ACK ; SCSI I/O

ATN ; OPEN-DRAIN OUTPUT, SCHMITT TRIGGER INPUT

BSY ; OPEN-DRAIN SCSI I/O CD ; SCSI PHASE SIGNAL DB0 - DB7 ; DMA DATA BUS

DBP ; ODD PARITY FOR DB0-DB7

IO; SCSI PHASE SIGNALMSG; SCSI PHASE SIGNAL

PAD0 - PAD7 ; PROCESSOR ADDRESS-DATA BUS

REQ ; SCSI I/O

RST ; OPEN-DRAIN SCSI I/O SD0 - SD7 ; SCSI DATA BUS

SDP ; SCSI DATA/PARITY OUTPUT BUS

SEL ; OPEN-DRAIN SCSI I/O

## SYM53CF92A-64QFP (3/3)

