

nRF51 Series Reference Manual

Version 1.0

The nRF51 series offers a range of ultra-low power System on Chip solutions for your 2.4 GHz wireless products. With the nRF51 series you have a diverse selection of devices including those with embedded *Bluetooth*[®] low energy and/or ANT™ protocol stacks as well as open devices enabling you to develop your own proprietary wireless stack and ecosystem.

The nRF51 series combines Nordic Semiconductor's leading 2.4 GHz transceiver technology with a powerful but low power ARM® Cortex™-M0 core, a range of peripherals and memory options. The pin and code compatible devices of the nRF51 series offer you the most flexible platform for all your 2.4 GHz wireless applications.



Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Life support applications

Nordic Semiconductor's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

Contact details

For your nearest dealer, please see http://www.nordicsemi.com. Information regarding product updates, downloads, and technical support can be accessed through your My Page account on our homepage.

Main office: Otto Nielsens veg 12

7052 Trondheim

Norway

Phone: +47 72 89 89 00 Fax: +47 72 89 89 89 Mailing address: Nordic Semiconductor

P.O. Box 2336 7004 Trondheim

Norway



Revision History

Date	Version	Description
January 2013	1.0	



1 About this document

This reference manual is a functional description of all the modules and peripherals supported by the nRF51 series and subsequently, is a common document for all nRF51 System on Chip (SoC) devices.

Note: nRF51 SoC devices may not support all the modules and peripherals described in this document and some of their implemented modules may have a reduced feature set. Please refer to the individual nRF51 device product specification for details on the supported feature set, electrical and mechanical specifications, and application specific information.

1.1 Writing conventions

This Reference Manual follows a set of typographic rules to ensure that the document is consistent and easy to read. The following writing conventions are used:

- Command and event names, and bit state conditions are written in Luci da Consol e.
- Pin names and pin signal conditions are written in Consolas.
- File names and User Interface components are written in **bold**.
- Internal cross references are italicized and written in semi-bold.
- Placeholders for parameters are written in *italic regular font*. For example, a syntax description of SetChannelPeriod will be written as: SetChannelPeriod(ChannelNumber, MessagingPeriod).
- Fixed parameters are written in regular text font. For example, a syntax description of SetChannelPeriod will be written as: SetChannelPeriod (0, Period).

1.1.1 Peripheral naming and abbreviations

Every peripheral has a unique name or an abbreviation constructed by a single word, e.g. TIMER. This name is indicated in parentheses in the peripheral chapter heading. This name will be used in CMSIS to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMERO. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.



1.1.2 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three rows, which are shaded blue, describe the position and size of the different fields in the register. The following rows, beginning with the row shaded green, describes the fields in more detail.

Bit numb	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID (Field	ID)		0	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	A	Α	A	A .	A /	A A
Reset va	lue		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	n																							
A RW							Re	gist	er v	vith	a sii	ngle	fiel	d w	itho	ut e	nur	nera	atec	l val	ues												

Table 1 Example of a register table with a single field

1.1.2.1 Fields and values

The ID (Field ID) row specifies which bits that belong to the different fields in the register.

The **ID** (**Field ID**) may also specify constants. '1' in this row means that the associated bit is read as '1' and must be written as '1'. Similarly, '0' means that the associated bit is read as '0' and must be written as '0'. A "-" means that the field is reserved and that it is read as undefined and must be written as '0' to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column.

If a field has enumerated values, then every value will be identified with a unique value ID in the **Value ID** column. Single-bit bit-fields may however omit the "Value ID" when values can be substituted with a Boolean type enumerator range, for example, True, False; Disable, Enable, and On, Off, and so on.

The Value column can be populated in the following ways:

- Individual enumerated values, for example, 1, 3, 9.
- Range values, e.g. [0..4], that is, all values from and including 0 and 4.
- Implicit values. If no values are indicated in the Value column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.



If two or more fields are closely related, the value ID, value, and description may be omitted for all but the first field. Subsequent fields will indicate inheritance with "..".

Bit nun	nber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2	1 0
ID (Fiel	d ID)		0	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F	E	D	c	-	-	-	-	ВЕ	3 B	В	A	Α	A A
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0 0
ID RW	Field	Value ID	Va	lue			Des	scrij	ptio	n																						
A RW	RANGE		[0	15]]		Ra	nge	des	crip	tior	านร	es th	nis s	ynta	ax																
B RW	ENUM						Fie	elds	with	en	ume	erate	ed v	alue	es ai	e de	escr	ibec	llike	e th	is											
		ENUMA	0				Fir	st ei	num	era	ted	valu	ie																			
		ENUMB	4				Se	con	d en	um	erat	ed v	/alu	e																		
		ENUMC	15	5			Th	ird e	enur	ner	ated	l val	ue																			
C RW	IMP0							-	er fo						th ir	npli	icit e	enur	nera	atec	l val	ues,	act	ing	as	pare	ent	for				
			0				Dis	sabl	e																							
			1				En	able	9																							
D RW	IMP1																															
E RW	IMP2																															
F RW	IMP3																															

Table 2 Example of a register table with multiple fields



2 System overview

The nRF51 series of System on Chip (SoC) devices embed a powerful yet low power ARM® Cortex[™]-M0 processor with our industry leading 2.4 GHz RF transceivers. In combination with the very flexible orthogonal power management system and a Programmable Peripheral Interconnect (PPI) event system, the nRF51 series enables you to make ultra-low power wireless solutions.

The nRF51 series offers pin compatible device options for *Bluetooth* low energy, proprietary 2.4 GHz, and ANTTM solutions giving you the freedom to develop your wireless system using the technology that suits your application the best. Our unique memory and hardware resource protection system allows you to develop applications on devices with embedded protocol stacks running on the same processor without any need to link in the stack or strenuous testing to avoid application and stack from interfering with each other.



2.1 Block diagram

Figure 1 illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.




Figure 1 Block diagram



2.2 System blocks

2.2.1 ARM® CortexTM-M0

A low power ARM® CortexTM-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® CortexTM-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® CortexTM-M0 CPU makes program execution simple and highly efficient.

The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 based devices.

2.2.2 2.4 GHz radio

The nRF51 series ultra-low power 2.4 GHz GFSK RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 GHz to 2.4835 GHz. Configurable radio modulation modes and packet structure makes the transceiver interoperable with *Bluetooth* low energy (BLE), ANT[™], Gazell, Enhanced Shockburst[™], and a range of other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory. It is stored in clear text even when encryption is enabled, so packet data management is flexible and efficient.

2.2.3 Power management

The nRF51 series power management system is orthogonal and highly flexible with only simple ON or OFF modes governing a whole device. In system OFF mode, everything is powered down but sections of the RAM can be retained. The device state can be changed to system ON through reset or wake up from all GPIOs. When in system ON mode, all functional blocks are accessible with each functional block remaining in IDLE mode and only entering RUN mode when required.

2.2.4 PPI system

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events without use of the CPU. The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another. A task is connected to an event through a PPI channel.

2.2.5 Debugger support

The 2 pin Serial Wire Debug interface (provided as a part of the Debug Access Port, DAP) offers in conjunction with the Basic Branch Buffer (BBB) a flexible and powerful mechanism for non-intrusive program code debugging. This includes adding breakpoints in the code, performing single stepping, and capturing instruction trace of parts of the code execution flow.



3 CPU

A low power ARM® CortexTM-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® CortexTM-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® CortexTM-M0 CPU makes program execution simple and highly efficient.

The ARM® CortexTM Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® CortexTM-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® CortexTM-M3 based devices.

For further information on the embedded ARM® CortexTM-M0 CPU, please refer to www.arm.com/products/processors/cortex-m/cortex-m0.php.



4 Memory




Figure 2 Memory map

4.1 Functional description

All memory blocks and registers in the nRF51 series are placed in a common memory map.

4.1.1 Memory categories

There are three main categories of memory:

- Code memory
- Random Access Memory (RAM)
- Peripheral registers (PER)

In addition, there is one information block (FICR) containing read only parameters describing configuration details of the device and another information block (UICR) that can be configured by the user.



4.1.2 Memory types

The various memory categories can have one of the following memory types:

- Volatile memory (VM)
- Non-volatile memory (NVM)

Volatile memory is a type of memory that will lose its contents when the chip loses power. This memory type can be read/written an unlimited number of times by the CPU.

Non-volatile memory is a type of memory that can retain stored information even when the chip loses power. This memory type can be read an unlimited number of times by the CPU, but have restrictions on the number of times it can be written and also on how it can be written. Writing to non-volatile memory is managed by the Non Volatile Memory Controller (NVMC).

4.1.3 Code memory

The code memory is normally used for storing the program run by the CPU, but can also be used for storing data constants that are retained when the chip loses power.

The code memory is non-volatile.

4.1.4 Random Access Memory (RAM)

RAM is normally used by the CPU program for temporary data storage, but it is also possible to run a CPU program from RAM.

The RAM is volatile and always loses its contents when the chip loses power. The RAM may also lose its contents when entering System OFF power saving mode. Whether the RAM contents are lost in system OFF power saving mode is dependent on the settings in the RAMON register in the POWER peripheral.

The RAM size may vary between different devices.

The RAM is located from address 0x20000000.

4.1.5 Peripheral registers

The peripheral registers are registers used for interfacing to peripheral units such as timers, the radio, the ADC, and so on.



4.2 Instantiation

The nRF51 series peripheral instantiation is shown in the table below.

ID	Base address	Peripheral	Instance	Description
0	0x40000000	POWER	POWER	Power control
0	0x40000000	CLOCK	CLOCK	Clock control
1	0x40001000	RADIO	RADIO	2.4 GHz Radio
2	0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter 0
3	0x40003000	SPI	SPI0	Serial Peripheral Interface
3	0x40003000	TWI	TWIO	I2C compatible Two-Wire Interface
4	0x40004000	SPI	SPI1	Serial Peripheral Interface
4	0x40004000	TWI	TWI1	I ² C compatible Two-Wire Interface 1
6	0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events
7	0x40007000	ADC	ADC	Analog-to-Digital Converter
8	0x40008000	TIMER	TIMER0	Timer/counter 0
9	0x40009000	TIMER	TIMER1	Timer/counter 1
10	0x4000A000	TIMER	TIMER2	Timer/counter 2
11	0x4000B000	RTC	RTC0	Real Time Counter 0
12	0x4000C000	TEMP	TEMP	Temperature sensor
13	0x4000D000	RNG	RNG	Random number generator
14	0x4000E000	ECB	ECB	Crypto ECB
15	0x4000F000	CCM	CCM	AES CCM mode encryption
15	0x4000F000	AAR	AAR	Accelerated Address Resolver
16	0x40010000	WDT	WDT	Watchdog timer
17	0x40011000	RTC	RTC1	Real Time Counter 1
18	0x40012000	QDEC	QDEC	Quadrature Decoder
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29 30	0x4001E000	NVMC	NVMC	Non-volatile memory controller
31	0x4001E000	PPI	PPI	Programmable Peripheral Interconnect
NA	0x4001F000	GPIO	P0	General purpose input and output
NA	0x30000000	FICR	FICR	Factory Information Configuration Registers
NA NA	0x10000000	UICR	UICR	User Information Configuration Registers
IVA	0.0001000	UICN	UICN	osei miormation Comiguration Registers

Table 3 Peripheral instantiation



5 Non-Volatile Memory Controller (NVMC)

The Non-volatile Memory Controller (NVMC) is used for writing and erasing Non-volatile Memory (NVM).

Before a write can be performed the NVM must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed the NVM must be enabled for erasing in CONFIG.EEN. The user must make sure that writing and erasing is not enabled at the same time, failing to do so may result in unpredictable behavior.

5.1 Functional description

5.1.1 Writing to the NVM

When writing is enabled, the NVM is written by writing a word to a word aligned address in the CODE or UICR. The NVMC is only able to write bits in the NVM that are erased, that is, set to '1'.

The time it takes to write a word to the NVM is specified by t_{WRITE} in the product specification. The CPU is halted while the NVMC is writing to the NVM.

5.1.2 Writing to User Information Configuration Registers

UICR registers are written as ordinary non-volatile memory. After the UICR has been written, the new UICR configuration will only take effect after a reset.

5.1.3 Erasing User Information Configuration Registers

There are two registers that can be used for erasing the UICR, the ERASEALL and the ERASEUICR. When readback protection is configured, writing the ERASEUICR register only has an effect when the entire region 1 of code memory is erased (all '1's).

The time it takes to perform an ERASEUICR command is specified by t_{PAGEERASE} in the product specification. The CPU is halted while the NVMC performs the erase operation.

5.1.4 Erase all

When erase is enabled, the whole CODE and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the Factory Information Configuration Registers (FICR).

The time it takes to perform an ERASEALL operation is specified by t_{ERASEALL} in the product specification. The CPU is halted while the NVMC performs the erase operation.

5.1.5 Erasing a page in code region 1

When erase is enabled, the NVM can be erased page by page using the ERASEPAGE register or the ERASEPCR1 register. After erasing a NVM page all bits in the page are set to '1'. The time it takes to erase a page is specified by t_{PAGEERASE} in the product specification. The CPU is halted while the NVMC performs the erase operation.

5.1.6 Erasing a page in code region 0

ERASEPCR0 is used to erase a page in code region 0. The ERASEPCR0 register can only be accessed from a program running in code region 0.



To enable non-volatile storage for program running in code region 0, it is possible for this program to erase and re-write any code page it designates for this purpose within code region 0. The ERASEPCR0 can be used for this purpose. The ERASEPCR0 register has a restriction on its use, enforced by the MPU, where only code running from code region 0 can write to it. It is possible for a program running from code region 0 to erase a page in code region 1 using ERASEPCR1.

The time it takes to erase a page is specified by $t_{PAGFFRASF}$ in the product specification.

5.1.7 Availability of erase operations based on presence of pre-programmed factory code

To enable independent readback protection of code region 0 and code region 1, and to ensure that a developer cannot erase factory-programmed code from region 0, the ERASEALL and ERASEUICR registers are not always available. The following table shows when the registers can and cannot be used. When a register is disabled, attempting to write it will have no effect.

FICR.PPFC ¹	Available operations	Unavailable registers
0XFF (Pre-programmed code not present)	ERASEALL	ERASEUICR
0x00 (Pre-programmed code present)	ERASEUICR	ERASEALL

1. See chapter 6 on page 18 for details.

Table 4 Available erase operations dependent on presence of pre-programmed factory code

5.2 Registers

Register	Offset	Description
REGISTERS		
READY	0x400	Ready flag
CONFIG	0x504	Configuration register
ERASEPAGE	0x508	Register for erasing a page in code region 1
ERASEPCR1	0x508	Register for erasing a page in code region 1. Equivalent to ERASEPAGE.
ERASEPCR0	0x510	Register for erasing a page in code region 0
ERASEALL	0x50C	Register for erasing all non-volatile user memory
ERASEUICR	0x514	Register for erasing User Information Configuration Registers

Table 5 Register overview



5.2.1 READY

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5 4	1 3	3 2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				-	-	-	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 () (0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																							
A R																																
		0				N۱	VMC	isk	ousy	(or	n-go	ing	writ	te o	era	se o	pei	ratio	n).													
		1				N۱	VMC	is r	ead	y.																						

5.2.2 CONFIG

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	5 4	1 3	2	1	0
ID (Field	d ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					-	A	Α
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																							
A RW	WEN							_				•		s m whe					,			nen	ded	to	onl	y a	ctiv	ate	è				
		REN	0				Re	ead	onl	y ac	ces	S.																					
		WEN	1				W	rite	Ena	able	d.																						
		EEN	2				Er	ase	ena	ble	d.																						



5.2.3 ERASEALL

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	<u> </u>	1 0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-		- A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0 0
ID RW Field Value ID	Va	lue			De	scri	pti	on																							
A RW					er	nabl	ed l	by C	ON	FIG.		bef	ry ir ore			_		_								be					
	0				N	o op	era	tior	۱.																						
	1				St	art	chip	era	ise.																						

5.2.4 ERASEUICR

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	2	1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
ID RW Field Value ID	Va	lue			De	scri	pti	on																							
A RW						_			_			f all able							_			_									
	0				N	o op	era	tior	۱.																						
	1				St	art e	eras	e of	UIC	CR.																					

5.2.5 ERASEPAGE/ERASEPCR1

Bit nun	nber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	8 7	, 6	5	4	3	2	1	0
ID (Fiel	ld ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	Α	A	A /	A A	Α	A	Α	A	Α	A
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																							
A RW							Th No	ne va	alue that		he a le e	addr rase	ess mu	of tl	he p	age	e to	be e	eras	ed (a	addı			f firs any					•				
							yc	u a	re u	sing	. At	tem	pts	to e	rase	pa	ges	tha	t are	ou	tside	e th	e co	size de a eras	irea	ma							



5.2.6 ERASEPCRO

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	3 7	7 6	5	4	3	2	1	0
ID (Field ID)	Α	A	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	A	Α	A	A	Α	Α	Α	A	A	A /	A A	Α	A	Α	Α	A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (0 (0	0	0	0	0	0
ID RW Field Value ID	Va	lue			De	scri	ptic	n																							
A RW					Th Oi ac ge m W CO	ne va nly p cess ener emo ritin DNF	alue page sed f atec ory r ig to IG.E	is the adfrond if the ERM I	he a dre n a p he i on 1 ASE	nddr sses prog regi: l. PRC to b	in ogran gran ster 0 fr	of the code of run run is a comment to	he period reconstruction the period reconstr	age gion ng ir npte Seri able	o 0 a o co ed a ial W era	be e re al de r cces /ire se.	erase Ilow men ssed	ed (a red. nory I from	0. addr This reg m a (SWI	reg ion pro D) v	jiste 0. A grar vill h	r ca har n in	n or d fa RAI no	nly l ult M o effe	be will or co ect.	l be ode	•				
					yc	u aı	re us	sing	. At	tem	pts	to e	rase	pa	ges	that	t are	out	e to tside age i	e th	e co	de a	rea	ma							



6 Factory Information Configuration Registers (FICR)

6.1 Functional description

Factory Information Configuration Registers are pre-programmed in factory and cannot be erased by the user. These registers contain chip specific information and configuration.

6.2 Registers

Register	Offset	Description
CODEPAGESIZE	0x010	Code memory page size
CODESIZE	0x014	Code memory size
CLENR0	0x028	Length of code region 0 in bytes
PPFC	0x02C	Pre-programmed factory code present
NUMRAMBLOCK	0x034	Number of individually controllable RAM blocks
SIZERAMBLOCK[0]	0x038	Size of RAM block 0 in bytes
SIZERAMBLOCK[1]	0x03C	Size of RAM block 1 in bytes
SIZERAMBLOCK[2]	0x040	Size of RAM block 2 in bytes
SIZERAMBLOCK[3]	0x044	Size of RAM block 3 in bytes
CONFIGID	0x05C	Configuration identifier
DEVICEID[0]	0x060	Device identifier, bit 31-0
DEVICEID[1]	0x064	Device identifier, bit 63-32
ER[0]	0x080	Encryption root, bit 31-0
ER[1]	0x084	Encryption root, bit 63-32
ER[2]	0x088	Encryption root, bit 95-64
ER[3]	0x08C	Encryption root, bit 127-96
IR[0]	0x090	Identity root, bit 31-0
IR[1]	0x094	Identity root, bit 63-32
IR[2]	0x098	Identity root, bit 95-64
IR[3]	0x09c	Identity root, bit 127-96
DEVICEADDRTYPE	0x0A0	Device address type
DEVICEADDR[0]	0x0A4	Device address, bit 31-0
DEVICEADDR[1]	0x0A8	Device address, bit 47-32

Table 6 Register overview



6.2.1 CODEPAGESIZE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α.	Α.	A .	A A	A .	Α.	A	Α
Value after eras	ie .	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	ptic	n																								
A R						Co	de	mer	nor	/ pa	ge s	size	in b	ytes	5																		

6.2.2 CODESIZE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
ID (Field ID)		Α	A	Α	Α	Α	Α	A	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	Α	Α	A	A A	A <i>A</i>	A	Α	Α	A
Value after erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1	1
ID RW Field Va	lue ID		Val	ue											D	esc	ript	ion														
A R												nui ESIZ	mbe ZE	er of	pag	ges.	Tot	al co	ode	spa	ce is	5:										



6.2.3 NUMRAMBLOCK

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	1 3	2	1	0
ID (Field	ID)		A	Α	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	Α	Α.	A A	4 /	A /	\ A	A	Α	Α
Value af	ter erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1 1	1	1	1	1
ID RW	Field	Value ID		Va	lue											D	esc	ript	ion														
A R							Nι	ımb	er o	f in	divi	dua	lly c	ont	rolla	ble	RA	M bl	ock	s.													

6.2.4 SIZERAMBLOCK[n] (n=0..3)

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	2	1	0
ID (Field	IID)		A	Α	A	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	A	Α	Α	Α	Α	A	Α	A	A	A /	۱ ۵	A	Α	A
Value af	ter erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l 1	1	1	1
ID RW	Field	Value ID		Va	lue											D	esci	ript	ion														
A R							Siz	ze o	f RA	Мb	locl	k n i	n by	ytes.																			

6.2.5 CONFIGID

Bit number	31 30 29	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0
ID (Field ID)	B B B	B B B B B B B B B B B A A A A A A A A A	A A
Value after erase	1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1
ID RW Field Value ID	Value	Description	
A R HWID		Identification number for the HW.	
B R HWID		Identification number for the firmware that is pre-loaded into the chip.	

6.2.6 DEVICEID0

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	A	Α	Α	A	A	A	Α	Α	A	Α	A	Α	A	A	Α	Α	A	A	A	Α	A	A	A	Α	Α	Α	A	Α	Α	Α	Α
Value after eras	e	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID		Va	lue											D	esc	ript	ion	1														
A R						De	evic	e ID	, bit	31-	-0, ι	ıniq	ue l	D fo	or ea	ach	uni	t.															

6.2.7 DEVICEID1

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4	3 :	2	1	0
ID (Field ID)		A	A	Α	A	A	Α	Α	A	Α	Α	A	A	Α	Α	A	A	A	A	A	A	A	Α	A	A	A	Α.	A	A	A A	A .	Α	A
Value after erase	•	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A R						D	evic	e ID	, bit	63-	32,	unio	que	ID f	or e	ach	uni	it.															



6.2.8 ER[n] (n=0..3)

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	A	Α	Α	A	A	A	Α	Α	Α	Α	A	Α	Α	A	Α	A	A	Α	A	A	A	A	A	A	Α	A	Α	Α	A	A	Α
Value after eras	se	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Va	lue			De	scri	pti	on																								
A R						Er	ncry	ptic	n ro	ot,	wo	rd n																					

6.2.9 IR[n] (n=0..3)

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 :	3 2	2 1	1 ()
ID (Field ID)		A	A	Α	A	Α	Α	Α	A	Α	A	Α	Α	A	Α	A	Α	A	Α	A	Α	A	A	A	Α	A	Α.	A	A /	A A	. /	4 /	A.
Value after erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1 1	1 1	
ID RW Field V	alue ID	Val	lue			De	scri	ptic	on																								
A R						Id	enti	ty r	oot,	wo	rd n	١.																					

6.2.10 DEVICEADDRTYPE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	3 2	2 1	1 0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					- А
Value after eras	e	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1 1	ا 1	1	1 1
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A R	PUBLIC RANDOM	0				Pι	evic ublic	ad	dres	SS																						

6.2.11 DEVICEADDR0

Bit number	31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	A A A A	A A A A A A A A A A A A A A A A A A A
Value after erase	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description
A R ADDR		Device address bit 31-0.

6.2.12 DEVICEADDR1

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		A A A A A A A A A A
Value after erase	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description
A R ADDR		Device address bit 47-32.



6.2.13 CLENRO

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	A A A A	A A A A A A A A A A A A A A A A A A A
Value after erase	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID RW Field Value ID	Value	Description
A R	[0N]	Length of code region 0 in bytes. The value must be multiple of "code page size" bytes (FICR.CODEPAGESIZE). This register is only used when pre-programmed factory code is present on the chip, see PPFC. N (max value) is (FICR.CODEPAGESIZE* FICR.CODESIZE-1, but not larger than 255. This register can only be written if content is 0xFFFFFFFF.
	0xFFFFFFF	Value if there is no pre-programmed code in the chip. Interpreted as 0.

6.2.14 PPFC

Bit number	31 30 29 2	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		AAAAAA
Value after erase	1 1 1 1	11111111111111
ID RW Field Value ID	Value	Description
A R ADDR	0x00 0xFF	Pre-programmed factory code present. Present Not present



7 User Information Configuration Registers (UICR)

7.1 Functional description

The User Information Configuration Registers (UICRs) are NVM registers for configuring user specific settings including code readback protection of the whole code area, or a part of the code area.

The code area can be divided into two regions, code region 0 (CR0) and code region 1 (CR1). Code region 0 starts at address 0x00000000 and stretches into the code area as specified in the CLENRO register. The area above CLENRO will then be defined as code region 1. If CLENRO is not configured, that is, has the value 0xFFFFFFFF, the whole code area will be defined as code region 1 (CR1).

Code running from code region 1 will not be able to write to code region 0. Additionally, the content of code region 0 cannot be read from code running in code region 1 or through the SWD interface if code region 0 is readback protected, see *section 7.2.2 on page 24*.

The main readback protection mechanism that will protect the whole code, that is, both code region 0 and code region 1, is also configured through the UICR, see *section 7.2.2 on page 24*.

The PAGEERASE command in NVMC will only work for code region 1. See *chapter 5 on page 13* for more information on how to erase and program the code area and the UICR.

7.2 Registers

Register	Offset	Description
REGISTERS		
CLENR0	0x000	Length of code region 0.
RBPCONF	0x004	Read back protection configuration.
XTALFREQ	0x008	Reset value for XTALFREQ in clock, see chapter 12 on page 47.
FWID	0x010 0x014 - 0x07C 0x080 - 0x0FC	Firmware ID. Reserved for Nordic. Reserved for customer.

Table 7 Register overview



7.2.1 CLENR0

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 2	2 1	0
ID (Field	ID)		Α	A	Α	A	Α	A	Α	A	Α	Α	Α	A	A	A	A	Α	Α	A	A	A	Α	Α	A	Α /	4 A	Α	Α	A /	A A	Α
Value af	fter eras	ie .	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1 1	1 1	1
ID RW	Field	Value ID	Val	ue			De	scri	ptic	n																						
A RW			[0.	.N]			by N Th Th	tes (ma is re is re	(FIC x va egis	cod R. Co llue) ter c ter is	ode is (F an c s on	PAC FICR only ly us	ESIZ COI be v	ZE). DEP/ writt	AGE en i	SIZE f coi	* Flo	CR.0	COD 0xF	ESIZ FFFF	(E-1) FFFF), bu .	t no	t laı	rge	r tha	an 2	!55.				
			0x	FFFF	FFFF		Va	lue	afte	er ma	ass e	erase	e of	flasł	ı. In	terp	rete	ed as	s 0.													

7.2.2 RBPCONF

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	7 6	5	4	3	2 1	1 0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	В	В	В	В	В	В	В	B A	۱ A	Α	A	Α	A A	A A
Value after erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1 1	1 1
ID RW Field Value ID	Val	ue			De	scri	pti	on																						
A RW PRO	0x 0x				is Di	eadk pres isab nabl	sent led	•				egio	on 0	. Wi	ll be	e igr	nore	d if	pre	orog	gran	nme	ed f	acto	ory	cod	ək			
B RW PALL	0x 0x				D	eadk isab nabl	led	c pro	otec	t all	coc	le in	dev	vice																

7.2.3 XTALFREQ

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	2	1 0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	Α	A A	A A	Α	A A
Value after erase	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1 1
ID RW Field Value	D Va	lue			De	scri	ptic	n																						
A R 0xFF 0x00					16	5 MF	łz cı	rysta	al is	TAL use use	d.	Q in	CLC	OCK,	, see	ch	apt	er 1	20	n p	age	e 47								

7.2.4 FWID

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	1 0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	Α	Α	Α	Α	A	A	A	Α	Α	Α /	A /	A A	AA
Value after erase		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1 1
ID RW Field	Value ID	Val	ue			De	scri	ptic	on																						
A R											mbe) in t								into	the	chi	p. T	his I	ID i	s u	sec	w b	her	า		



8 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) can protect the entire memory against readback and also protect parts of the memory area from accidental access by the CPU.




Figure 3 MPU block diagram

8.1 Functional description

Protect all (PALL) is configured by writing '0' to UICR.RBPCONF.PALL. When enabled, the debugger (SWD) will no longer have access to code region 0 or code region 1, as well as no longer being able to access RAM or any peripherals except for the NVMC. The debugger will always have access to the NVMC peripheral independent of protection settings.

Code memory, RAM, and peripherals can be divided into two regions: region 0 and region 1. Code memory regions are configured in the CLENRO register in the User Information Configuration Register (UICR), see the Memory isolation and run-time protection section in the *appendix on page 165*. When memory protection is enabled, these regions will be used by the Memory Protection Unit to enforce runtime protection and readback protection of resources classified as region 0.

Independent of protection settings, code region R0 (CR0) will always have full access to the system. The NVMC.ERASEPCR0 register, which is used to erase contents from code region 0, can only be accessed from a program in code region 0.

Only the CPU can do fetches from code memory, and these will always be granted.

Except when generated by the SWD interface, accesses that are not granted by the MPU will result in a hard-fault.

Readback protection of code region 0 is enabled by writing '0' to UICR.RBPCONF.PR0. When enabled, only code running from code region 0 will be able to access the code in code region 0. Accesses generated by code running from code region 1 or from RAM, as well as accesses generated by the debugger (SWD), will not be granted when code region 0 is protected.

The main role for the two region memory protection system is to allow run time protection for SoftDevices installed running on the IC. Please refer to *Appendix A: on page 163* for a description of the nRF51 software architecture and use of the memory protection system with SoftDevices.



8.1.1 Inputs

The MPU has three classes of inputs. These are:

- Configuration
 - Readback protection configuration from UICR and FICR.
- Information about requester
 - Source of memory access request (SWD or CPU program).
 - If the request source is a CPU program; region from which the program is running (region 0 or region 1).
 - Type of access request (read or write).
- Target information
 - Memory category requested access to (code, RAM, or PER).
 - Memory region requested access to (region 0 or region 1).

8.1.2 Output

The MPU outputs the level of memory access that shall be given to a memory access request. The access levels the MPU can give are as follows:

- Full Access (FA)
 - Full read write access to the requested memory.
- Limited Access (LA)
 - Full read access
 - No write access. Write will generate hard fault exception.
- No Access 0 (NA0)
 - · No read or write access
 - Read will return 0
 - Write will have no effect
- No Access 1 (NA1)
 - No read or write access
 - Read or write will generate hard fault exception

8.1.3 Output decision table

The output MPU access level based on the MPU inputs is given in the table below.

The given access level is dependent on settings in the Information Configuration Registers (ICRs). See the UICR and FICR chapters for more details.



				R	equest t	arget		
Request source	UICR.RBPCONF.PALL (Readback protect entire code memory)	UICR.RBPCONF.PR0 or FICR.PPFC* (Readback protect code region 0)	Code R0	Code R1	RAM RO	RAM R1	PER RO	PER R1
SWD	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA0	FA	FA	FA	FA	FA
	0x00	X	NA0	NA0	NA0	NA0	NA0	NA0
Code R0	X	X	FA	FA	FA	FA	FA	FA
Code R1	X	0xFF	LA	FA	LA	FA	LA	FA
	X	0x00	NA1	FA	LA	FA	LA	FA
RAM	0xFF	0xFF	FA	FA	FA	FA	FA	FA
R0 / R1	0xFF	0x00	NA1	FA	FA	FA	FA	FA
	0x00	X	NA1	NA1	FA	FA	FA	FA

X: Don't care

LA: Limited Access

NA0: No Access 0

NA1: No Access 1

Table 8 MPU output decision table based on the MPU inputs and the ICR configuration

8.1.4 Exceptions from table

There are some exceptions from *Table 8*. These exceptions are:

- The NVMC.ERASEALL and NVMC.ERASEUICR registers have conditional write access
 depending on the readback protect settings in the Information Configuration registers.
 These exceptions are described in the NVMC chapter, see *chapter 5 on page 13*.
- The NVMC.ERASEPCR0 register can only be accessed from a program in code region 0.
- The UICR.CLENRO and the FICR. CLENRO registers can only be modified when the register value equals the default value (0xFF). This is to avoid that the memory region limits are modified to bypass readback protection.

8.2 Registers

Register	Offset	Description
PERRO	0x528	Definition of peripherals in memory region 0.
RLENR0	0x52C	Length of RAM region 0.

Table 9 Register overview



8.2.1 PERR0

Bit num	ber	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field	IID)	Z Y	T S R Q P O N M L K J I H G - E D C B A
Reset va	alue	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW	Field	Value ID	Description
A RW	POWER_CLOCK	0 1	Classify POWER and CLOCK and all other peripherals with ID=0, as region 1 peripheral. Classify POWER and CLOCK and all other peripherals with ID=0, as region 0 peripheral.
B RW	RADIO	0 1	Classify RADIO as region 1 peripheral. Classify RADIO as region 0 peripheral.
C RW	UART0	0 1	Classify UARTO as region 1 peripheral. Classify UARTO as region 0 peripheral.
D RW	SPIO_TWI0	0 1	Classify SPIO and TWIO as region 1 peripheral. Classify SPIO and TWIO as region 0 peripheral.
E RW	SPIO_TWI1	0 1	Classify SPI1 and TWI1 as region 1 peripheral. Classify SPI1 and TWI1 as region 0 peripheral.
G RW	GPIOTE	0 1	Classify GPIOTE as region 1 peripheral. Classify GPIOTE as region 0 peripheral.
H RW	ADC	0 1	Classify ADC as region 1 peripheral. Classify ADC as region 0 peripheral.
I RW	TIMER0	0 1	Classify TIMERO as region 1 peripheral. Classify TIMERO as region 0 peripheral.
J RW	TIMER1	0 1	Classify TIMER1 as region 1 peripheral. Classify TIMER1 as region 0 peripheral.
K RW	TIMER2	0 1	Classify TIMER2 as region 1 peripheral. Classify TIMER2 as region 0 peripheral.
L RW	RTC0	0 1	Classify RTC0 as region 1 peripheral. Classify RTC0 as region 0 peripheral.
M RW	TEMP	0 1	Classify TEMP as region 1 peripheral. Classify TEMP as region 0 peripheral.
N RW	RNG	0 1	Classify RNG as region 1 peripheral. Classify RNG as region 0 peripheral.
O RW	ECB	0 1	Classify ECB as region 1 peripheral. Classify ECB as region 0 peripheral
P RW	CCM_AAR	0 1	Classify CCM and AAR as region 1 peripheral. Classify CCM and AAR as region 0 peripheral.
Q RW	WDT	0 1	Classify WDT as region 1 peripheral. Classify WDT as region 0 peripheral.
R RW	RTC1	0 1	Classify RTC1 as region 1 peripheral. Classify RTC1 as region 0 peripheral.
S RW	QDEC	0 1	Classify QDEC as region 1 peripheral. Classify QDEC as region 0 peripheral.
Y RW	NVMC	0 1	Classify NVMC as region 1 peripheral. Classify NVMC as region 0 peripheral.
Z RW	PPI	0 1	Classify PPI as region 1 peripheral. Classify PPI as region 0 peripheral.
N RW O RW P RW Q RW R RW S RW	RNG ECB CCM_AAR WDT RTC1 QDEC NVMC	1 0 1 0 1 0 1 0 1 0 1 0 1	Classify TEMP as region 0 peripheral. Classify RNG as region 1 peripheral. Classify ECB as region 1 peripheral. Classify ECB as region 0 peripheral. Classify ECB as region 0 peripheral. Classify CCM and AAR as region 1 peripheral. Classify CCM and AAR as region 0 peripheral. Classify WDT as region 1 peripheral. Classify WDT as region 0 peripheral. Classify RTC1 as region 1 peripheral. Classify RTC1 as region 0 peripheral. Classify QDEC as region 1 peripheral. Classify QDEC as region 0 peripheral. Classify NVMC as region 1 peripheral. Classify PPI as region 1 peripheral. Classify NVMC as region 1 peripheral. Classify NVMC as region 1 peripheral.



8.2.2 RLENRO

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	
Reset value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value Description
A RW	This register specifies the size of RAM region 0. Given a base address for the RAM called RAMBA, RAM addresses < RAMBA + RLENRO are classified as region 0 RAM and RAM addresses >= RAMBA + RLENRO are classified as region 1 RAM. The address (RAMBA + RLENRO) has to be word-aligned. RAMBA and the total available RAM is defined in the product specification of the chip you are using.



9 Peripheral interface




Figure 4 Tasks, events, shortcuts, and interrupts

9.1 Functional description

All peripherals on nRF51 series devices can be accessed through the standard ARM® Cortex Advanced Peripheral Bus (APB) and AMBA High-performance Bus (AHB) registers as well as through task, event, and interrupt registers.

9.1.1 Peripheral ID

For peripherals on the APB bus there is a direct relationship between its ID and its base address.

Every peripheral is assigned a fixed block of 0x1000 bytes, that is, a total of 1024 registers of 4 bytes on the APB bus. The peripheral with base address 0x40000000 is therefore assigned ID=0, and a peripheral with the base address 0x40001000 is assigned ID=1. The peripheral with the base address 0x4001F000 is assigned ID=31.



Peripherals may share the same ID, which may impose one or more of the following limitations:

- Peripherals do not share any registers or common resources, but the total number of registers available for each peripheral is reduced compared to a peripheral that has a dedicated ID.
- Peripherals share some registers or other common resources.
- Only one of the peripherals can be used at a time.
- Both peripherals are optional in the series, and only one of them is instantiated in any given chip.

9.1.2 Bit set and clear

Registers with multiple single-bit bit-fields may implement the "set and clear" pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register. This pattern is implemented using three consecutive addresses in the register map where the main register is followed by a dedicated SET and CLR register in that order. The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing a '1' to a bit in the SET or CLR register will set or clear the same bit in the main register respectively. Reading the SET or CLR registers returns the value of the main register.

9.1.3 Tasks

Tasks are used to trigger actions in a peripheral, for example, to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes a '1' to the task register or when the peripheral itself, or another peripheral, toggles the corresponding task signal, see *Figure 4 on page 30*. All tasks follow the register layout in *Table 10 on page 33*.

9.1.4 Events

Events are used to notify peripherals and the CPU about events that have happened, for example, a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, whereupon the event register is updated to reflect that the event has been generated, see *Figure 4 on page 30*. An event register is only cleared when firmware writes a '0' to it.

Events can be generated by the peripheral even when the event register is set to '1'. All events follow the register layout described in *Table 10 on page 33*.

9.1.5 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, its associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a



maximum of 32 shortcuts for each peripheral. All shortcut registers follow the register layout described in *Table 10 on page 33*, (SHORTS).

9.1.6 Interrupts

An interrupt is an exception that is generated by an event and can interrupt the program flow of the CPU. All peripherals on the APB bus support interrupts. A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID, for example, the peripheral with ID=4 is connected to interrupt number 4 in the Nested Vector Interrupt Controller (NVIC).

Using the INTEN register, you can configure every event in a peripheral to generate that peripheral's interrupt. You can enable multiple events to generate interrupts simultaneously. To resolve the correct interrupt's source, firmware can query the event registers found in the event group in the peripherals register map.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN register. The correct bit position can be derived from the event's address. The event on address 0x100 is associated with bit 0 in the INTEN register, the event at address 0x104 is associated with bit 1, and so on. The event at address 0x17C is identified with bit 31 in the INTEN register. This pattern effectively limits the maximum number of events in a peripheral to 32.

The INTEN register implements the "set and clear" pattern, which is illustrated in *Table 10 on page 33*, that is, INTEN, INTENSET, and INTENCLR. The relationship between tasks, events, shortcuts, and interrupts is shown in *Figure 4 on page 30*.

9.2 Register overview tables

All peripherals follow the register group pattern in *Table 10*; tasks are grouped together, events are grouped together, and all other register types are grouped together. In addition, SHORTS and INTEN registers have a fixed location in the register map.

Register	Offset	Description
TASKS		
{TASK0}	0x000	Description of the first task
{TASK1}	0x004	Description of the second task
<>		
{TASK31}	0x07C	Description of the 32nd task (last task)
EVENTS		
{EVENTO}	0x100	Description of the first event
{EVENT1}	0x104	Description of the second event
<>		
{EVENT31}	0x17C	Description of the 32nd event (last event)
REGISTERS		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register



Register	Offset	Description
{REG0}	0x400	First generic register
<>	<>	⇔
{REGN}	0x7FC	Last generic register

 Table 10 Example of register overview table



10 Debugger Interface (DIF)




Figure 5 Debugger interface

10.1 Functional description

nRF51 devices support the Serial wire Debug (SWD) interface from ARM. The interface has two lines; SWDCLK and SWDIO. SWDIO and nRESET share the same physical pin. The Debugger Interface (DIF) module is responsible for handling the resource sharing between SWD traffic and reset functionality. The **SWDCLK** pin has an internal pull down resistor and the **SWDIO/nRESET** pin has an internal pull up resistor.

10.1.1 Normal mode

The DIF module will be in normal mode after power on reset. In this mode the SWDIO/nRESET pin acts as a normal active low reset pin.

To guarantee that the device remains in normal mode, the SWDCLK line must be held low, that is, '0', at all times. Failing to do so may result in the DIF entering into an unknown state and may lead to undesirable behavior and power consumption.

10.1.2 Debug interface mode

Debug interface mode is initiated by clocking one clock cycle on SWDCLK with SWDIO=1. Due to delays caused by starting up the DAP's power domain, a minimum of 150 clock cycles must be clocked at a speed of minimum 125 kHz on SWDCLK with SWDIO=1 to guaranty that the DAP is able to capture a minimum of 50 clock cycles.

If the device is in system OFF mode, see the POWER chapter, *chapter 11 on page 36*, for more information about system OFF mode, entering into debug interface mode will generate a wake-up.

In debug interface mode, the **SWDIO/nRESET** pin will be used as SWDIO. The pin reset mechanism will therefore be disabled as long as the device is in debug interface mode.

In debug interface mode, system OFF will be emulated to facilitate debugging of the device while in system OFF. Power numbers will naturally be higher in emulated system OFF compared to normal system OFF. See emulated system OFF in *chapter 11 on page 36* for more information.



10.1.3 Resuming normal mode

Normal mode can always be resumed by performing a "hard-reset" through the SWD interface:

- 1. Enter debug interface mode.
- 2. Enable reset through the RESET register in the POWER peripheral.
- 3. Hold the SWDCLK and **SWDIO/nRESET** line low for a minimum of 100 μ s.

You can also generate a "hard-reset" by performing a power on reset, or a brown-out reset.



11 Power management (POWER)

The power management on the nRF51 series gives you unique flexibility through the orthogonal power control of all system blocks on the devices.

11.1 Functional description

11.1.1 Power supply

The nRF51 supports three different power supply alternatives: internal DC-DC converter setup, internal LDO setup, and Low Voltage mode setup.

11.1.1.1 DC-DC converter setup

The DC-DC converter is a Buck type DC-DC converter that steps down the supply voltage VDD. The resulting voltage is then used by an internal LDO that supplies the system with power, see *Figure 6*.




Figure 6 DC-DC converter

The DC-DC converter requires an external LC filter as illustrated in *Figure 6*, see the product specification for more information about component values.

The DC-DC converter is enabled through the DCDCEN register. AVDD is connected to VDD internally if the DC-DC converter is not enabled. This internal connection introduces a small series resistance between VDD and AVDD, see product specification for more information.

The DC-DC converter will only reduce the system's net power consumption as long as VDD is above a minimum voltage as stated in the product specification. To save power, it is therefore recommended to disable the DC-DC converter if VDD is below this minimum voltage.



11.1.1.2 Internal LDO setup

The internal DC-DC converter can be bypassed if it is not going to be used. When the DC-DC converter is bypassed, only the internal LDO is active as illustrated in *Figure 7*. The internal LDO will then generate the system power directly from the supply voltage VDD. It is recommended that the DC-DC converter is disabled in this setup.




Figure 7 LDO regulator only



11.1.1.3 Low voltage mode setup

If VDD is set to the lowest voltages supported, the device must be configured in low voltage mode as illustrated in *Figure 8*. In this mode the internal LDO is bypassed and the system is powered directly from the supply voltage VDD. See the product specification for more information about which voltage levels are supported in low voltage mode. In Low voltage mode, the DC-DC converter must be disabled. Additional requirements may apply to the accuracy and stability of the supply voltage in low voltage mode. See the product specification for more information.




Figure 8 Low voltage mode

11.1.2 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated. The only mechanism that is functional and responsive in this mode is the reset mechanism.

One or more blocks of the RAM can be retained in System OFF mode depending on the settings in the RAMON register.

The system can be woken up from system OFF mode either from the DETECT signal generated by the GPIO peripheral, or from a reset. When the system wakes up from OFF mode, a system reset is performed.

11.1.2.1 Emulated system OFF mode

If the device is in debug interface mode, see DIF chapter, *chapter 10 on page 34*, for more information, system OFF will be emulated to secure that all required resources needed for debugging are available during system OFF. This includes the following key components: DAP, DIF, CLOCK, POWER, NVMC, MPU, CPU, CODE, and RAM. Since the CPU will be kept on in emulated system OFF mode, it is recommended to add an infinite loop directly after entering system OFF, to prevent the CPU from executing code that normally should not be executed.



11.1.3 System ON mode

System ON mode is a fully operational mode, where the CPU and selected peripherals can be brought into a state where they are functional and more or less responsive depending on the sub power mode selected.

In system ON mode the CPU can either be active or sleeping. The CPU enters sleep by executing the WFI or WFE instruction found in the CPU's instruction set. In WFI sleep the CPU will wake up as a result of an interrupt request if the associated interrupt is enabled in the NVIC. In WFE sleep the CPU will wake up as a result of an interrupt request regardless of the associated interrupt being enabled in the NVIC or not.

The system implements mechanisms to automatically switch on and off the appropriate power sources depending on how many peripherals are active, and how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level. The activity level is usually raised and lowered when specific tasks are triggered or events generated, see individual chapters describing the different peripherals for more information on how to optimize power consumption in system ON mode.

11.1.4 Sub power modes

During CPU sleep, in System ON mode, the system can reside in one of the following two sub power modes:

- Constant Latency
- Low Power

In Constant Latency mode (for more information, see the device specific product specification) the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by forcing a set of base resources while in sleep, see the device specific product specification for more information about which resources are forced on. The advantage of having a constant and predictable latency will be at the cost of having increased power consumption. The Constant Latency mode is selected by triggering the CONSTLAT task.

In Low Power mode the automatic power management system, described in *section 11.1.3 on page 39*, will be most effective and save most power. The advantage of having low power will be at the cost of having varying CPU wakeup latency and PPI task response. The Low Power mode is selected by triggering the LOWPWR task.

When the system enters ON mode, it will, by default, reside in the Low Power sub power mode.

11.1.5 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure. In addition the power supply supervisor puts the system in a reset state if the supply voltage



is too low for safe operation (brown-out). The power supply supervisor is illustrated in *Figure 9*.




Figure 9 Power supply supervisor



11.1.5.1 Power-fail comparator

The power failure comparator provides the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down. It also provides hardware protection of data stored in program memory by preventing write instructions from being executed. More information about this mechanism can be found in the NVMC chapter, see *chapter 13 on page 52*.

The comparator has approximately 0.1 V of hysteresis (VHYST), as illustrated in *Figure 10*.




Figure 10 Power failure comparator (BOR = Brown-out reset)

11.1.6 RAM blocks

The RAM is divided into multiple blocks that can power up and down independently. This is configured in the RAMON register. The RAMON register will be retained in system OFF mode.

See the device specific product specification for more information about RAM size and the number of RAM blocks that are available on a particular device.

11.1.7 Reset

The nRF51 series implements various reset sources. After a reset the CPU can query the RESETREAS (reset reason register) to find out which source generated the reset.

11.1.7.1 Power-on reset

The power-on reset generator initializes the system at power-on. The system is held in reset state until the supply has reached the minimum operating voltage, see the device specific product specification for more information.

11.1.7.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted. Since the debugger interface uses the same pin as the pin reset mechanism, a pin reset will not be available when the device is in debug interface mode unless explicitly enabled in the RESET register.



11.1.7.3 Wakeup from OFF mode reset

The device is reset when it wakes up from OFF mode.

The DAP is not reset following a wake up from OFF mode if the device is in debug interface mode, see *chapter 10 on page 34* for more information.

11.1.7.4 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM® core is set.

11.1.7.5 Watchdog reset

A Watchdog reset is generated when the watchdog times out.

11.1.7.6 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brown-out reset threshold.

11.1.7.7 Retained registers

A retained register is a register that will retain its value in system OFF mode, and through a reset depending on reset source. See individual peripheral chapters for information of which registers are retained for the different peripherals.



11.1.7.8 Reset behavior

				Rese	t target			
Reset source	CPU	Peripherals	GPIO	DAP	RAM ¹	WDT	Retained registers	RESETREAS
CPU lockup ²	✓	✓	✓					
Soft reset	✓	✓	✓					
Wakeup from system OFF mode reset	✓	✓		√3	√4			
Watchdog reset ⁵	✓	✓	✓	✓	✓	✓	✓	
Pin reset ⁶	✓	✓	✓	✓	✓	✓	✓	
Brownout reset	✓	✓	✓	✓	✓	✓	✓	✓
Power on reset	✓	✓	✓	✓	✓	✓	✓	✓

- 1. The RAM is never reset, but depending on reset source, RAM content may be corrupted.
- 2. Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in system OFF.
- 3. The DAP will not be reset if the device is in debug interface mode.
- 4. RAM is not reset on wake-up from OFF mode, but depending on settings in the RAMON register parts, or the whole RAM, may not be retained after the device has entered system OFF mode.
- 5. Watchdog reset is not available in system OFF.
- 6. Not available when device is in debug interface mode.

11.2 Registers

Register	Offset	Description
TASKS		
CONSTLAT	0x078	Enable constant latency mode
LOWPWR	0x07C	Enable low power mode (variable latency)
EVENTS		
POFWARN	0x108	Power failure warning
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
RESETREAS	0x400	Reset reason
SYSTEMOFF	0x500	System off register
POFCON	0x510	Power failure configuration
GPREGRET	0x51C	General purpose retention register
RAMON	0x524	RAM on/off
RESET	0x544	Configure reset functionality
DCDCEN	0x578	DCDC enable register

Table 11 Register overview



11.2.1 RESETREAS

Unless cleared, this register is cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, it indicates that the chip was reset from the on-chip reset generator.

Bit r	umbe	r		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 2	2 1	ı o
ID (I	ield ID))		-	-	-	-	-	-	-	-	-	-	-	-	-	G	F	E	-	-	-	-	-	-	-		-	-	-	D (C E	3 A
Res	et valu	e		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0 () (0
ID	RW	Field	Value ID	Va	lue			De	scri	ptic	on																						
Α	RW	RESETPIN		1				Re	eset	froi	m p	in d	etec	ted																			
В	RW	DOG		1				Re	eset	froi	m w	atcł	ndo	g de	etec	ted																	
C	RW	SREQ		1				Re	eset	froi	m A	IRCF	R.SY	SRE	SET	REC) de	tect	ted														
D	RW	LOCKUP		1				Re	eset	froi	m C	PU I	ock	-up	det	ecte	ed																
E	RW	OFF		1								wak al fro		•		OFF	mc	ode	whe	en w	ake	eup i	s tri	gge	ered	fro	m t	he					
G	RW	WUDIF		1								wak nterf				OFF	mc	ode	whe	en w	ake	eup i	s tri	gge	ered	fro	m e	ente	ering	9			

11.2.2 SYSTEMOFF

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	D
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	D
ID RW Field	Value ID	Va	lue			De	scri	pti	on																								
A W		1				En	ter	sys	tem	off	mo	de																					



11.2.3 GPREGRET

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 1	1 0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	Α	A	A /	\ <i>F</i>	١,	A A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () () (0 0
ID RW Field Value ID	Va	lue			De	scri	ptic	on																							
A RW					Ge	enei	ral p	urp	ose	rete	enti	on r	egis	ster.	Thi	s re	gist	er is	a re	etai	ned	reg	iste	er.							

11.2.4 POFCON

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	1 3	2	1	0
ID	(Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	В	В	A
Re	set va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0
ID	RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
Α	RW	POF		0				Di	isab	le p	owe	er fa	ilure	e co	mp	arat	or																	
				1				Er	nabl	e po	owe	r fai	lure	cor	mpa	rato	or																	
В	RW	THRESHOLD	V21	0				Se	et th	resl	nold	l to	2.1 \	V																				
			V23	1				Se	et th	resł	nold	l to	2.3 ۱	٧																				
			V25	2				Se	et th	resl	nold	l to	2.5 ۱	V																				
			V27	3				Se	et th	resl	nold	l to	2.7 \	٧																				

11.2.5 RAMON

The RAM is divided into separate blocks for power management purposes. These blocks are not related in any way to the region concept described in the memory chapter.

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		H G F E D C B A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW ONRAMO	0	Keep RAM block 0 off in ON mode
	1	Keep RAM block 0 on in ON mode
B RW ONRAM1	0	Keep RAM block 1 off in ON mode
	1	Keep RAM block 1 on in ON mode
C RW ONRAM2	0	Keep RAM block 2 off in ON mode
	1	Keep RAM block 2 on in ON mode
D RW ONRAM3	0	Keep RAM block 3 off in ON mode
	1	Keep RAM block 3 on in ON mode
E RW OFFRAMO	0	Keep RAM block 0 off in OFF mode
	1	Keep RAM block 0 on in OFF mode
F RW OFFRAM1	0	Keep RAM block 1 off in OFF mode
	1	Keep RAM block 1 on in OFF mode
G RW OFFRAM2	0	Keep RAM block 2 off in OFF mode
	1	Keep RAM block 2 on in OFF mode



Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	н	G	F	E	-	-	-	-	-	-	-	-	-	-	-	-	D	c	В	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
ID RW	Field	Value ID	Va	lue			De	scr	ipti	on																								
H RW	OFFRAM3		0				K	eep	RAI	M bl	ock	3 of	ff in	OFF	mc	ode																		
								eep																										

11.2.6 RESET

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4	3 :	2 1	()
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-		-	ŀ	L
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 () () 1	
ID RW Field Value ID	Va	lue			De	scri	ptic	on																								
A RW							•					ıg in iste		ace	mo	de,	see	the	DIF	pei	riph	eral	reç	gis	ter.	Th	is					
	0				Di	isab	le																									
	1				Er	nabl	e																									

11.2.7 DCDCEN

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	١ 3	2	1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
ID RW Field Value ID	Va	lue			De	scri	ptic	on																							
A RW					Er	nabl	e D	C/D	C cc	nve	erter	r.																			
	0				Di	sab	le																								
	1				Er	nabl	e																								



12 Clock management (CLOCK)




Figure 11 Clock control

12.1 Functional description

The system depends on, and generates, two different clocks: a high frequency clock (HFCLK) and a low frequency clock (LFCLK). These clocks are only available when the system is in ON mode.

The HFCLK is fixed to 16 MHz and the LFCLK is fixed to 32.768 kHz.

12.1.1 Low frequency clock (LFCLK)

The system supports three LFCLK clock sources: the 32.768 kHz crystal oscillator, the 32.768 kHz RC oscillator, and the 32.768 kHz synthesized clock, see *Figure 11*. The 32.768 kHz crystal oscillator requires an external AT-cut quartz crystal to be connected to the **XL1** and **XL2** pins in parallel resonant mode. The XL1 and XL2 share pins with the GPIO.

Note: GPIOs that share pins with XL1 and XL2 differ from device to device. For more information, see the device specific product specification.

The LFCLK clock and all of the available LFCLK sources are switched off by default when the system is propagated from OFF to ON mode.

The LFCLK clock is started by first selecting the preferred clock source in the LFCLKSRC register and then triggering the LFCLKSTART task. If the selected clock source cannot be started immediately the 32.768 kHz RC oscillator will start automatically and generate the LFCLK until the selected clock source is available.

The LFCLK is stopped by triggering the LFCLKSTOP task. The LFCLKSRC register should only be modified when the LFCLK is not running.

The 32.768 kHz crystal oscillator utilizes an amplitude regulated architecture to achieve low current consumption and fast start-up. The 32.768 kHz crystal oscillator is also designed to work with one of the following alternative external sources:

- A rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.
- A low swing clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.



The synthesized 32.768 kHz clock depends on the HFCLK to run. If 250 ppm accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must be generated from the 16/32 MHz crystal oscillator.

12.1.2 High frequency clock (HFCLK)

The system supports two high frequency clock sources: the 16/32 MHz crystal oscillator and the 16 MHz RC oscillator, see *Figure 11*. The HFCLK (16/32 MHz) crystal oscillators require an external AT-cut quartz crystal to be connected to the **XC1** and **XC2** pins in parallel resonant mode. If a 32 MHz crystal is used the XTALFREQ register must be configured accordingly.

When the system enters ON mode, the 16 MHz RC oscillator will start up automatically to provide the HFCLK to the CPU and other active parts of the system.

The HFCLK crystal oscillator is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the selected HFCLK crystal oscillator has started. The start-up times of the 16 MHz and 32 MHz crystal oscillators are described in the device specific product specification.

The 16 MHz RC oscillator is automatically switched off when one of the HFCLK crystal oscillators is running; it will be switched back on automatically when the HFCLK crystal oscillator is stopped.

If the system does not require a 16 MHz clock, the 16 MHz RC oscillator may be switched off automatically to save power. This occurs if all peripherals that require the HFCLK are appropriately stopped or disabled, and the CPU is sleeping. When this condition is no longer met the 16 MHz RC oscillator is automatically restarted. These optimization steps are only performed when the HFCLK is generated from the 16 MHz RC oscillator.

To use the RADIO and the calibration mechanism associated with the 32.768 kHz RC oscillator, the HFCLK must be generated from a HFCLK crystal oscillator.

The HFCLK crystal oscillators utilize amplitude regulated architecture to achieve low current consumption and fast start-up. The HFCLK crystal oscillators are also designed to work with one of the following alternative external sources:

- A 16 MHz rail-to-rail clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.
- A 16MHz low swing clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.

12.1.3 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated triggering the CAL task. The 32.768 kHz RC oscillator will then temporarily request the HFCLK to calibrate itself against. A DONE event will be generated when calibration has finished. The best calibration accuracy is achieved if HFCLK is generated from the 16/32MHz crystal oscillator. See the device product specification for recommendations on calibration intervals and crystal accuracy.



12.1.3.1 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator. The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.




Figure 12 Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLOCK.

12.2 Registers

Register	Offset	Description
TASKS		
HFCLKSTART	0x000	Start HFCLK crystal oscillator
HFCLKSTOP	0x004	Stop HFCLK crystal oscillator
LFCLKSTART	0x008	Start LFCLK source
LFCLKSTOP	0x00C	Stop LFCLK source
CAL	0x010	Start calibration of LFCLK RC oscillator
CTSTART	0x014	Start calibration timer
CTSTOP	0x018	Stop calibration timer
EVENTS		
HFCLKSTARTED	0x100	16 MHz oscillator started
LFCLKSTARTED	0x104	32 kHz oscillator started
DONE	0x10C	Calibration of LFCLK RC oscillator complete event
СТТО	0x110	Calibration timer timeout
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
HFCLKSTAT	0x40C	Which HFCLK source is running
LFCLKSTAT	0x418	Which LFCLK source is running
LFCLKSRC	0x518	Clock source for the 32 kHz clock
CTIV	0x538	Calibration timer interval
XTALFREQ	0x550	Crystal frequency

Table 12 Register overview



12.2.1 HFCLKSTAT

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	В	-	-	-	-	-	-	-	-	-	-	-	-		-	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
ID RW Field Value ID	Val	ue			De	scri	ptic	on																							
A R SRC					Ac	tive	Clo	ock s	our	rce																					
RC	0				16	MH	lz R	Cos	cilla	ator	run	nin	g an	d g	ene	ratii	ng t	he F	IFCL	K											
XTAL	1				16	/32	МН	łz cr	ysta	al os	cilla	tor	run	ning	g an	ıd g	ene	ratir	ıg th	ne F	IFCL	_K									
B R STATE					H		(no	ate ot ru nnir		ng																					
NOTRUNNING	0																														
RUNNING	1																														



12.2.2 LFCLKSRC

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																								
A RW	SRC						Cl	ock	sou	ırce																								
		RC	0				32	2.76	8 kŀ	lz R	C o	scill	ator																					
		XTAL	1				32	.76	8 kŀ	lz c	ryst	al o	scill	ator																				
		SYNTH	2				32	2.76	8 kŀ	łz s	yntł	nesi	zer s	synt	hes	izin	g 32	2.76	8 kF	lz fr	om	161	MHz	sys	ter	n c	loc	k						

12.2.3 LFCLKSTAT

Bit number	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID (Field ID)		B A /
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A R SRC		Active Clock source
RC	0	32.768 kHz RC oscillator running and generating the LFCLK
XTAL	1	32.768 kHz crystal oscillator running and generating the LFCLK
SYNTH	2	32.768 kHz synthesizer synthesizing 32.768 kHz from 16 MHz system clock
B R STATE		LFCLK state
NOTRUNNIN	NG 0	LFCLK not running
RUNNING	1	LFCLK running

12.2.4 CTIV

Bit number	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW		Calibration timer interval in multiples of 0.25 seconds.

12.2.5 XTALFREQ

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1 0
ID (Field ID)			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	Α	A	A	Α /	AAA
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1 1
ID RW Field Value ID	Valu	ıe			De	scri	ptic	n																						
A RW						lect ysta				•		•				•			CLK	(. Th	nis re	egis	ter	has	s to	ma	atcl	n th	ie a	ctual
	0xF	F			16	MH	lz cı	yst	al is	use	d.																			
	0x0	00			32	MH	lz c	ryst	al is	use	d.																			



13 GPIO




Figure 13 GPIO Port and the GPIO pin details

Figure 13 illustrates the GPIO port containing 32 individual pins, where PINO is illustrated in more detail as a reference. All the signals on the left side of the illustration are used by other peripherals in the system, and therefore, are not directly available to the CPU.

13.1 Functional description

The GPIO Port peripheral implements up to 32 pins, **PIN0** through **PIN31**. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31). The following parameters can be configured through these registers:

- Direction
- Drive strength
- · Enabling of pull-up and pull-down resistors
- · Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

The PIN[n].CNF registers are retained registers. See *chapter 11 on page 36* for more information about retained registers.

Pins can be individually configured, through the pin sense mechanism, to detect either a high level or a low level on their input. When the correct level is detected, the sense mechanism raises the DETECT signal line, which can then be read by other peripherals in the system, see *Figure 13*. This mechanism is functional in both ON and OFF mode.

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see *Figure 13*. Inputs must be connected in order to get a valid input value in the IN register and for the sense mechanism to get access to the pin.

Other peripherals in the system can attach themselves to GPIO pins and override their output value and configuration, or read their analog or digital input value, see *Figure 13*.



Selected PINs also support analog input signals, see ANAIN in *Figure 13 on page 52*. Pins that support analog input signals vary between devices, see the product specification for your device for more details.

Pin direction can be configured both in the DIR register as well as through the individual PIN_CNF[n] registers. A change in one register will automatically be reflected in the other register.

13.2 Registers

Register	Offset	Description
REGISTERS		
OUT	0x504	Write GPIO port
OUTSET	0x508	Set individual bits in GPIO port
OUTCLR	0x50C	Clear individual bits in GPIO port
IN	0x510	Read GPIO port
DIR	0x514	Direction of GPIO pins
DIRSET	0x518	Setting DIR register
DIRCLR	0x51C	Clearing DIR register
PIN_CNF[0]	0x700	Configuration of pin 0
PIN_CNF[31]	0x77C	Configuration of pin 31

Table 13 Register overview



13.2.1 OUT

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	A	A	Α	Α	Α	Α	Α	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Fie	d Value ID	Va	lue			De	scri	ipti	on																								
A RW							_									•			osit pin			_		rela	ates	s to	piı	า					

13.2.2 IN

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	Α	A	Α	A	Α	Α	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																								
A R								_					who			•		•				egis	ter ı	ela	tes	to	oin	nu	mb	er				

13.2.3 OUTSET

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	A	Α	A	Α	Α	A	A	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW						ทเ	umb	er i	n GF	91O	por	t, e.	ie Gl g. bi /ill s	t 0 r	elat	es t	o G	PIO	pin	nur	nbe	r 0.	Set	ting	g a	'1' i	in c	•					

13.2.4 OUTCLR

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	A	A	A	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																								
A RW							nι	umb	oer i	n Gl	PIO		t, e.	the	it 0 r	rela	tes t	o G	PIO	pin	nu	mbe	er 0.	Set	tin	g a	'1' i	in c						



13.2.5 DIR

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	A	A	A	Α	A	Α	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW						nı th	ımb e bi	er i ts ir	n Gl	PIO e re	por gist	t, e. er w	g. bi	t 0 i onfi	ela gur	tes t	GPIO to G ie co re G	PIO orre:	pin spo	nuı ndir	nbe ng G	er 0. iPIO	Set	ting	g a	'1' i	in c	one	of				

13.2.6 **DIRSET**

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	A	A	Α	A	Α	Α	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW							in	divi	dua	I GP	IO p	oins	as (ıl bit outp its ii	uts.	. Set	tting	g a '	1′ in	,				•		•		iste	er v	vill				

13.2.7 **DIRCLR**

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	Α	A	Α	A	Α	Α	Α	A	Α	Α	Α	A	Α	Α	Α	A	Α	A	Α	Α	A	A	Α	A	Α	Α	Α	A	A	A	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW						in	divi	dua	I GP	lOl	pins	asi	ual l inpu bits	ıt. S	ettir	ng a	'1'	in o	ne d						•			wil	II				

13.2.8 PIN_CNF[n] (n=0..31)

Bit	numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2	1 0
ID	(Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	E	E	-	-	-	-	-	D	D	D		-	-	c	C I	ВА
Re	set va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	1 0
ID	RW	Field	Value ID	Va	lue			De	scr	pti	on																						
Α	RW	DIR						Pi	n di	rec	tion																						
			INPUT	0				C	onfi	gur	e pi	n as	an	inpu	ut pi	n																	
			OUTUT	1				Co	onfi	gur	e pi	n as	an	out	out	pin																	
В	RW	INPUT						Co	onn	ect	or c	lisco	nne	ect i	npu	t bu	uffei	r															
			CONNECT	0				Co	onn	ect	inp	ut b	uffe	r																			
			DISCONNECT	1				Di	isco	nne	ect i	npu	t bu	ıffer																			
C	RW	PULL																															
			DISABLED	0				N	о рі	ıll																							



Bit number	31 30 2	9 28	27 26	5 25	24	23 2	22 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4	3	2 1	1 0
ID (Field ID)		-		-	-			-	-	-	E	E	-	-	-	-	-	D	D	D -	-	-	-	c	C E	ВА
Reset value	0 0 0	0	0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 1	1 0
ID RW Field Value ID	Value		Desci	riptio	n																					
PULLDOWN	1		Pull	down	on	pin																				
PULLUP	2		Pull	up on	pin	1																				
D RW DRIVE																										
SOS1	0		Stan	dard (0, st	anda	ard 1																			
H0S1	1		High	drive	e 0, s	stand	dard	1																		
S0H1	2		Stan	dard (0, hi	igh c	drive	1																		
H0H1	3		High	drive	e 0, ł	high	drive	e 1																		
D0S1	4		Disco	onne	ct 0,	stan	ndard	1																		
D0H1	5		Disco	onnec	ct 0,	higł	n driv	e 1																		
S0D1	6		Stan	dard (0, di	iscor	nnect	: 1																		
H0D1	7		High	drive	e 0, c	disco	onne	ct 1																		
E RW SENSE			Pin s	ensin	ıg m	echa	anisn	า																		
DISABLED	0		Disal	oled																						
HIGH	1		Sens	e for l	high	ı lev	el																			
LOW	2		Sens	e for l	low	leve	el																			



14 GPIO tasks and events (GPIOTE)

14.1 Functional description

The GPIO Tasks and Events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events.

A task can be used for performing the following write operations to a pin:

- Set
- Clear
- Toggle

An event can be generated from any of the following input pins using the GPIO DETECT signal:

- · Rising edge
- · Falling edge
- · Any change

14.1.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins; the OUT[n] tasks and the IN[n] events. The tasks can be used for writing to individual pins, and the events can be generated from changes occurring at the inputs of individual pins.

The tasks and events are configured using the CONFIG[n] registers. Every pair of OUT[n] tasks and IN[n] events has one CONFIG[n] register associated with it.

When an OUT[n] task or an IN[n] event has been configured to operate on a pin, the pin can only be written from the GPIOTE module. Attempting to write a pin as a normal GPIO pin will have no effect.

As long as an OUT[n] task or an IN[n] event is configured to control a pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value as specified in the GPIO will therefore be ignored as long as the pin is controlled by GPIOTE. When the GPIOTE is disconnected from a pin, see MODE field in CONFIG[n] register, the associated pin will get the output and configuration values specified in the GPIO module.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

14.1.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal. The event will be generated on the rising edge of the DETECT signal. See *section 13.1 on page 52* for more information about the DETECT signal.

This feature is always enabled although the peripheral itself appears to be IDLE, that is, no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake-up the CPU from a WFI or WFE type sleep in System ON with all peripherals and the CPU idle, that is, lowest power consumption in System ON mode.



14.2 Registers

Registers	Offset	Description
TASKS		
OUT[0]	0x000	Task for writing to pin specified by PSEL in CONFIG[0].
OUT[1]	0x004	Task for writing to pin specified by PSEL in CONFIG[1].
OUT[2]	0x008	Task for writing to pin specified by PSEL in CONFIG[2].
OUT[3]	0x00C	Task for writing to pin specified by PSEL in CONFIG[3].
EVENTS		
IN[0]	0x100	Event generated from pin specified by PSEL in CONFIG[0].
IN[1]	0x104	Event generated from pin specified by PSEL in CONFIG[1].
IN[2]	0x108	Event generated from pin specified by PSEL in CONFIG[2].
IN[3]	0x10C	Event generated from pin specified by PSEL in CONFIG[3].
PORT	0x17C	Event generate from multiple input pins.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
CONFIG[0]	0x510	Configuration for OUT[0] task and IN[0] event.
CONFIG[1]	0x514	Configuration for OUT[1] task and IN[1] event.
CONFIG[2]	0x518	Configuration for OUT[2] task and IN[2] event.
CONFIG[3]	0x51C	Configuration for OUT[3] task and IN[3] event.

Table 14 Register overview




14.2.1 CONFIG[n] (n=0..3)

Bit n	umk	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	1	0
ID (F	ield	ID)		-	-	-	-	-	-	-	-	-	-	-	D	-	-	c	c	-	-	-	В	В	В	В	В	-	-	-		-	A	Α
Rese	t va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID R	w	Field	Value ID	Va	lue			De	scri	iptic	on																							
A F	RW	MODE						М	ode	<u>.</u>																								
			DISABLED	0				Di	sab	led.	Pin	spe	ecifi	ed b	y P	SEL	will	not	be	acq	uire	ed b	y th	ne G	PIO	TE r	mo	dul	e.					
			EVENT	1					[n]	: mo ever																								
			TASK	3				tri th	gge e pi	mod ering in. W an n	g th Vhe	e O	UT[ı nabl	n] ta led a	sk v as a	vill þ task	oerf the	orm e GP	the	e op E m	era odu	tion ule v	spo vill	ecifi acq	ied l uire	by F	POL e pi	ARI	ITY nd 1					
B F	RW	PSEL		[0)31]]		Pi	n nı	umb	er a	asso	ciat	ed v	with	OU	T[n]] tas	k aı	nd II	N[n] ev	ent.											
C F	RW	POLARITY						tri	gge	n in tered				·				·											ask	is				
			LOTOHI	1						nod : mo									n ri	sing	j ed	ge d	on p	oin.										
			HITOLO	2						mod : mo			•				-			ılling	g ed	dge	on	pin.										
			TOGGLE	3						mod : mo									cha	nge	on	pin												
D F	RW	OUTINIT								in t		mo	de:	Initi	ial v	alue	e of	the	out	put	wh	en t	the	GPI	OTE	cha	anr	nel i	S					
								W	her	in e	eve	nt m	nod	e: N	o ef	fect.																		
			LOW					Ta	sk r	nod	le: lı	nitia	ıl va	lue	of p	in b	efo	re ta	sk 1	trig	geri	ng i	s lo	w.										
			HIGH					Ta	sk r	nod	le: lı	nitia	ıl va	lue	of p	in b	efo	re ta	sk 1	trig	geri	ng i	s hi	gh.										



15 Programmable Peripheral Interconnect (PPI)



n: number of channels

m: number of channel groups

Figure 14 PPI block diagram

15.1 Functional description

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events and without having to use the CPU.

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of two end-point registers, the Event End-Point (EEP) and the Task End-Point (TEP). A peripheral task is connected to a Task End-Point using the address of the task register associated with the task. Similarly, a peripheral event is connected to an Event End-Point using the address of the event register associated with the event.

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel Groups through the Groups' ENABLE and DISABLE tasks. Prior to these tasks being triggered, the PPI channel Group must be configured to define which PPI channels belongs to which groups.



PPI tasks (for example, CHG0EN) can be triggered through the PPI like any other task, which means they can be hooked up to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.



15.2 Registers

Register	Offset	Description
TASKS		
CHG[0].EN	0x000	Enable channel group 0
CHG[0].DIS	0x004	Disable channel group 0
CHG[1].EN	0x008	Enable channel group 1
CHG[1].DIS	0x00C	Disable channel group 1
CHG[2].EN	0x010	Enable channel group 2
CHG[2].DIS	0x014	Disable channel group 2
CHG[3].EN	0x018	Enable channel group 3
CHG[3].DIS	0x01C	Disable channel group 3
REGISTERS		
CHEN	0x500	Channel enable
CHENSET	0x504	Channel enable set
CHENCLR	0x508	Channel enable clear
CH[0].EEP	0x510	Channel 0 event end-point
CH[0].TEP	0x514	Channel 0 task end-point
CH[1].EEP	0x518	Channel 1 event end-point
CH[1].TEP	0x51C	Channel 1 task end-point
CH[2].EEP	0x520	Channel 2 event end-point
CH[2].TEP	0x524	Channel 2 task end-point
CH[3].EEP	0x528	Channel 3 event end-point
CH[3].TEP	0x52C	Channel 3 task end-point
CH[4].EEP	0x530	Channel 4 event end-point
CH[4].TEP	0x534	Channel 4 task end-point
CH[5].EEP	0x538	Channel 5 event end-point
CH[5].TEP	0x53C	Channel 5 task end-point
CH[6].EEP	0x540	Channel 6 event end-point
CH[6].TEP	0x544	Channel 6 task end-point
CH[7].EEP	0x548	Channe 7 event end-point
CH[7].TEP	0x54C	Channel 7 task end-point
CH[8].EEP	0x550	Channel 8 event end-point
CH[8].TEP	0x554	Channel 8 task end-point
CH[9].EEP	0x558	Channel 9 event end-point
CH[9].TEP	0x55C	Channel 9 task end-point
CH[10].EEP	0x560	Channel 10 event end-point
CH[10].TEP	0x564	Channel 10 task end-point
CH[11].EEP	0x568	Channel 11 event end-point
CH[11].TEP	0x56C	Channel 11 task end-point
CH[12].EEP	0x570	Channel 12 event end-point
CH[12].TEP	0x574	Channel 12 task end-point



Register	Offset	Description
CH[13].EEP	0x578	Channel 13 event end-point
CH[13].TEP	0x57C	Channel 13 task end-point
CH[14].EEP	0x580	Channel 14 event end-point
CH[14].TEP	0x584	Channel 14 task end-point
CH[15].EEP	0x588	Channel 15 event end-point
CH[15].TEP	0x58C	Channel 15 task end-point
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3

15.2.1 CHEN

Bitı	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (I	ield	ID)														-	-	-	-	Р	o	N	М	L	K	J	ı	н	G	F	E	D	c	В	Α
Res	et val	ue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	RW	Field	Value ID		Va	lue											De	SCI	ript	ion															
Α	R W	CH0						Ena	able	or c	disal	ble c	han	nnel	0																				
				0				Dis	able	•																									
				1				Ena	able																										
В		CH1																																	
C		CH2																																	
D		CH3																																	
Е		CH4																																	
F		CH5																																	
G		CH6																																	
Н		CH7																																	
I		CH8																																	
J		CH9																																	
K		CH10																																	
L		CH11																																	
M		CH12																																	
N		CH13																																	
0		CH14																																	
Р		CH15																																	



15.2.2 **CHENSET**

Bitı	numbe	er		31 3	0 29	28	27	26	25	24	23 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0
ID (I	ield II	D)												-	-	-	-	Р	o	N	М	L	K	J	ı	Н	G	F	E	D (СВ	ВА
Res	et valu	ie		0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0
ID	RW	Field	Value ID	Valu	e		De	scrip	tion																							
Α		CH0					En	able	chai	nne	l O																					
	W			1			En	able																								
	R			CHE	N.CH	0	Re	ad v	alue	of (CH0 f	ield	in C	HEN	reg	iste	r															
В		CH1																														
C		CH2																														
D		CH3																														
Ε		CH4																														
F		CH5																														
G		CH6																														
Н		CH7					••																									
1		CH8																														
J		CH9					••																									
K		CH10																														
L		CH11																														
М		CH12																														
N		CH13																														
0		CH14																														
Р		CH15																														



15.2.3 **CHENCLR**

Bit	numb	er		31	30	29	28	27	26	25	24	23 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID (Field	ID)													-	-	-	-	P	0	N	М	L	K	J	ı	Н	G	F	E	D (: B	3 A
Res	et val	ue		0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0
ID	RW	Field	Value ID	Va	lue			Des	scrip	otio	n																						
Α		CH0						En	able	cha	nnel	0																					
	W			1				En	able	<u>:</u>																							
	R			Cŀ	HEN.	.CHO)	Re	ad v	alue	of C	H0 fi	eld i	n CH	IEN r	egis	ter																
В		CH1																															
C		CH2																															
D		CH3																															
Е		CH4																															
F		CH5		••																													
G		CH6																															
Н		CH7																															
I		CH8																															
J	••	CH9		••																													
K		CH10																															
L		CH11		••				••																									
M		CH12																															
Ν		CH13		••				••																									
0		CH14																															
Р		CH15																															

15.2.4 CH[n].EEP (n=0..15)

Event endpoints are only able to recognize addresses from the EVENT group.

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		Α	A	A	Α	A	Α	Α	Α	Α	Α	Α	Α	A	Α	A	Α	Α	Α	Α	A	Α	A	Α	A	A	A	A	A	Α	A	A	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																								
A RW								ointe		o ev	ent	reg	iste	r. Ac	cep	ts o	nly	ado	dres	ses	to r	egi	ster	s fro	m	the	e Ev	ver	nt					

15.2.5 CH[n].TEP (n=0..15)

Task endpoints are only able to recognize addresses from the TASK group.

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	IID)		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	A	Α.	A	Α.	Α	Α	A	Α.	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																								
A RW							Po	oint	er to	tas	sk re	gis	ter.	Acc	epts	on	ly a	ddr	esse	s to	reg	iste	ers f	rom	th	e T	ask	gr	ou	р				



15.2.6 CHG[n] (n=0..3)

Bit	numbe	r		31 3	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	7 6	5	4	3	2	1 C
ID (Field IC)													-	-	-	-	Р	0	N	M	L	K	J	1	1 G	F	E	D	C I	B A
Res	et valu	e		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0 (0 0
ID	RW	Field	Value ID	Valu	ıe		De	scrip	otion	n																						
Α	RW	CH0					In	clud	e or	exc	lude	e ch	anr	nel 0) in (groi	up r	ı														
				0			Ex	clud	e																							
				1			In	clud	e																							
В	RW	CH1																														
C	RW	CH2																														
D	RW	CH3																														
Ε	RW	CH4																														
F	RW	CH5																														
G	RW	CH6																														
Н	RW	CH7																														
I	RW	CH8																														
J	RW	CH9																														
K	RW	CH10																														
L	RW	CH11																														
M	RW	CH12																														
N	RW	CH13																														
0	RW	CH14																														
Р	RW	CH15																														



16 2.4 GHz radio (RADIO)




Figure 15 Radio block diagram

The RADIO contains a 2.4 GHz radio receiver and a 2.4 GHz radio transmitter that is compatible with Nordic's proprietary 2 Mbps, 1 Mbps, and 250 kbps radio modes in addition to 1 Mbps *Bluetooth* Low Energy mode.

The RADIO implements EasyDMA. EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, makes it very easy to configure and use the RADIO. See *Figure 15* for more information.

The RADIO includes a Device Address Match unit and an interframe spacing control unit that can be utilized to simplify address white listing and interframe spacing respectively, in *Bluetooth* Low Energy and similar applications.

The RADIO also includes a Received Signal Strength Indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

16.1 Functional description

16.1.1 EasyDMA

The RADIO implements EasyDMA for reading and writing of data packets from and to the RAM without CPU involvement. The EasyDMA cannot access the code memory or any other parts of the address space except for the address space of the RAM.

As illustrated in *Figure 15 on page 67*, the RADIO's EasyDMA utilizes the same PACKETPTR pointer for receiving packets and transmitting packet. The CPU should therefore reconfigure this pointer every time the radio is switched between transmit and receive mode. The MAXLEN register configures the maximum number of bytes that can be transmitted or received by the RADIO within the same packet. This feature can be used to secure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet.



16.1.2 Packet configuration

A radio packet contains the following fields: PREAMBLE, ADDRESS, LENGTH, S0, S1, PAYLOAD, and CRC. The radio sends the different fields in the packet in the order they are shown in *Figure 16*, from left to right. The preamble will be sent least significant bit first on-air.




Figure 16 On-air packet layout

The PREAMBLE is always one byte long taking the value 0xAA or 0x55 depending on the first ADDRESS bit that is sent on air. If the first bit of the ADDRESS is 0 the preamble is set to 0xAA. Otherwise, the PREAMBLE is set to 0x55.

Radio packets are stored in memory inside instances of a radio packet data structure as shown in *Figure 17*. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure since they are added dynamically when the packet is sent.




Figure 17 In-RAM representation of radio packet, SO, LENGTH, and S1 are optional

The byte ordering on air is always least significant byte first for the ADDRESS and PAYLOAD fields and most significant byte first for the CRC field. The ADDRESS fields are always transmitted and received with least significant bit first on-air. The CRC field is always transmitted and received with the most significant bit first. The bit-endianness (which means the order the bits are sent and received in) of the SO, LENGTH, S1, and PAYLOAD fields can be configured through the ENDIAN field in PCNF1.

The sizes of the S0, LENGTH, and S1 fields can be individually configured through S0S, LS, and S1S in PCNF0 respectively. If any of these fields are configured to be less than 8 bits long, the least significant bits of the fields, as seen from the RAM representation, are used.

If S0, LENGTH, or S1 are specified with zero length, their fields will be omitted in memory. Otherwise, each field is represented as a separate byte, regardless of the number of bits in their on-air counterpart.

16.1.3 Maximum packet length

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1, and PAYLOAD cannot exceed 255 bytes.

16.1.4 Address configuration

The on-air radio ADDRESS field is composed of two parts: the base address field and the address prefix field, see *Figure 16 on page 68*. The size of the base address field is configurable through BALEN in PCNF1. The base address is truncated from LSByte if the BALEN is less than 4.



The on-air addresses are defined in the BASEn and PREFIXn registers. For other radio address registers such as the TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses are described in *Table 15*.

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

Table 15 Definition of logical addresses

16.1.5 Received Signal Strength Indicator (RSSI)

The radio implements a mechanism for measuring the power in the received radio signal. This feature is called Received Signal Strength Indicator (RSSI).

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by t_{RSSI} , see the device specific product specification for details. The RSSI sample will hold the average received signal strength during this sample period.

For the RSSI sample to be valid the radio has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

16.1.6 Data whitening

The RADIO is able to do packet whitening and de-whitening, see WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening are handled by the RADIO automatically as packets are sent and received, that is, radio packets located in RAM will not be whitened.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened, see *Figure 18*.




Figure 18 Data whitening and de-whitening.



Whitening and de-whitening will be performed over the whole packet, except for the preamble and the address field.

The linear feedback shift register, illustrated in *Figure 18* can be initialized through the DATAWHITEIV register.

16.1.7 Radio states

The radio can enter the states described in *Table 16*.

State	Description
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum.
RXRU	The radio is ramping up and preparing for reception.
RXIDLE	The radio is ready for reception to start.
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored.
TXRU	The radio is ramping up and preparing for transmission.
TXIDLE	The radio is ready for transmission to start.
TX	The radio is transmitting a packet.

Table 16 Radio states




Figure 19 Radio state diagram

16.1.8 Maximum consecutive transmission time

Maximum consecutive transmission time is defined as the longest time the RADIO can be active transmitting before it has to be disabled, that is, the longest possible time between READY event and DISABLE task.

Maximum consecutive transmission time for the RADIO is 1 ms running of a 60 ppm crystal and 16 ms running of a 30 ppm crystal.



16.1.9 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode, see TXRU in *Figure 19 on page 70* and *Figure 20*. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiated. A packet transmission is initiated by triggering the START task. As illustrated in *Figure 19 on page 70* the START task can first be triggered after the RADIO has entered into the TXIDLE state.

Figure 20 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, that is, no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in *Figure 19 on page 70* the RADIO will by default transmit '1's between READY and START and between END and DISABLED.




Figure 20 Transmit sequence

A slightly modified version of the transmit sequence from *Figure 20* is illustrated in *Figure 21* where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, and therefore no delay is introduced.




Figure 21 Transmit sequence using shortcuts to avoid delays.



The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in *Figure 22*.




Figure 22 Transmission of multiple packets

16.1.10 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp-up in RX mode. An RXRU ramp-up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in *Figure 23* the START task can first be triggered after the RADIO has entered into the RXIDLE state.

Figure 24 on page 73 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, that is, no shortcuts are used. If shortcuts are not used, a certain amount of delay, caused by CPU execution, is expected between READY and START, and between END and DISABLE. As illustrated in Figure 24 the RADIO will be listening and possibly receiving undefined data, illustrated with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 23 Receive sequence

A slightly modified version of the receive sequence from *Figure 23 on page 72* is illustrated in *Figure 24* where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, and therefore no delay is introduced.






Figure 24 Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated *Figure 25*.




Figure 25 Reception of multiple packets

16.1.11 Interframe spacing

Inter frame spacing is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval as specified in the TIFS register as long as TIFS is not specified to be shorter than the RADIO's turn-around time (see product specification for details), that is, the time needed to switch off the receiver, and switch back on the transmitter. TIFS is only enforced if END_DISABLE and DISABLED_TXEN shortcuts are enabled. TIFS is only qualified for use in BLE_1MBIT mode.

16.1.12 Device address match

The device address match feature is tailored for address white listing in a *Bluetooth* low energy and similar implementations. This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian.



The Device Address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the *Bluetooth* low energy Specification for more information about device addresses, TxAdd and white listing.

The RADIO is able to listen for 8 different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.



16.2 Register

Register	Offset	Description
TASKS		
TXEN	0x000	Enable radio in TX mode.
RXEN	0x004	Enable radio in RX mode.
START	0x008	Start radio.
STOP	0x00C	Stop radio.
DISABLE	0x010	Disable radio.
RSSISTART	0x014	Task for starting the RSSI and take one single sample of the receive signal strength.
RSSISTOP	0x018	Task for stopping the RSSI measurement.
BCSTART	0x01C	Start bit counter.
BCSTOP	0x020	Stop bit counter.
EVENTS		
READY	0x100	Ready event.
ADDRESS	0x104	Address event.
PAYLOAD	0x108	Payload event.
END	0x10C	End event.
DISABLED	0x110	Disabled event.
DEVMATCH	0x114	A device address match occurred on the last received packet.
DEVMISS	0x118	No device address match occurred on the last received packet.
RSSIEND	0x11C	Sampling of receive signal strength complete. A new RSSI sample is ready for readout from the RSSISAMPLE register.
BCMATCH	0x128	Bit counter reached bit count value specified in BC.
REGISTERS		
SHORTS	0x200	Shortcuts for the radio.
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
CRCSTATUS	0x400	CRC status.
RXMATCH	0x408	Received address.
RXCRC	0x40C	Received CRC.
DAI	0x410	Device address match index.
PACKETPTR	0x504	Packet pointer.
FREQUENCY	0x508	Frequency.
TXPOWER	0x50C	Output power.
MODE	0x510	Data rate and modulation.
PCNF0	0x514	Packet configuration 0.
PCNF1	0x518	Packet configuration 1.
BASE0	0x51C	Base address 0.
BASE1	0x520	Base address 1.
PREFIX0	0x524	Prefixes bytes for logical addresses 0-3.



Register	Offset	Description
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7.
TXADDRESS	0x52C	Transmit address select.
RXADDRESSES	0x530	Receive address select.
CRCCNF	0x534	CRC configuration.
CRCPOLY	0x538	CRC polynomial.
CRCINIT	0x53C	CRC initial value.
TEST	0x540	Test features enable register.
TIFS	0x544	Inter Frame Spacing in μs.
RSSISAMPLE	0x548	RSSI sample.
STATE	0x550	Current radio state.
DATAWHITEIV	0x554	Data whitening initial value.
DAB[0]	0x600	Device address 0 base segment.
DAB[1]	0x604	Device address 1 base segment.
DAB[7]	0x61C	Device address 7 base segment.
DAP[0]	0x620	Device address 0 prefix.
DAP[1]	0x624	Device address 1 prefix.
DAP[7]	0x63C	Device address 7 prefix.
DACNE	0x640	Device address match configuration.
POWER	0xFFC	Peripheral power control.

Table 17 Register overview

16.2.1 SHORTS

Bit nun	nber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6 5	4	3210
ID (Fiel	d ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	۱ -	G F	Ε	DCBA
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0	0	0000
ID RW	Field	Value ID	Va	lue			De	escri	ipti	on																			
A RW	READY_START						S	ee sl	nort	cut	pat	terr	1																
B RW	END_DISABLE																												
C RW	DISABLED_TXEN																												
D RW	DISABLED_RXEN																												
E RW	ADDRESS_RSSISTART																												
F RW	END_START																												
G RW	ADDRESS_BCSTART																												



16.2.2 CRCSTATUS

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 '	1 0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			- А
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID RW Field Value ID	Va	lue			De	scri	pti	on																							
A RW					CF	RC s	tatı	ıs o	f pa	cke	t rec	eive	ed																		
	0				Pa	icke	t re	ceiv	ved	with	n CR	C eı	ror																		
	1				Pa	icke	t re	ceiv	/ed	\v/i+k	CR	$c \cap$	K																		

16.2.3 RXMATCH

Bit number	31 30 29 2	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value II	Value	Description
A RW		Logical address on which previous packet was received.



16.2.4 RXCRC

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID (Field ID)		-	-	-	-	-	-	-	-	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A	Α.	Α.	Α.	АА
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A RW						CI	RC f	ield	of p	orev	iou	sly r	ece	ivec	d pa	cke	t.															

16.2.5 PACKETPTR

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	5 4	3	2	1	0
ID (Fiel	d ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	Α	A	A /	A /	A A	\ A	A	A	Α
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																							
A RW							tra	ansı	mitt	ing	, the	pa	cke	t po	inte	ed t	o by	/ thi	s ac	ddre	ss v	vill k	oe ti	otior rans ddre	mit	ttec		nd					
							Th	nis a	ddr	ess	is a	byte	e ali	igne	ed F	RAM	ad	dres	SS.														
							De	ecis	ion	poi	nt: S	TAF	RT ta	ask.																			

16.2.6 TXPOWER

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3	2	1 ()
ID (Field	IID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A A	A	Α	A	Α	A /	1
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 ()
ID RW	Field	Value ID	Va	lue			De	scri	ptio	on																							
A RW							Ra	dio	out	pu	t po	wer	. De	ecisi	on	poir	ıt: T	XEN	l tas	k.													
		POS_4_DBM	0×	(04			+ 4	4 dI	3m																								
		0_DBM	0				0 0	dBn	n																								
		NEG_4_DBM	0×	κFC			-4	dBı	m																								
		NEG_8_DBM	0х	κF8			-8	dBı	m																								
		NEG_12_DBM	0×	κF4			-12	2 dl	3m																								
		NEG_16_DBM	0х	¢F0			-10	6 dl	3m																								
		NEG_20_DBM	0×	ŒC			-20	0 dl	3m																								
		NEG_30_DBM	0×	dD8			-30	0 dl	3m																								



16.2.7 MODE

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3	2	1 ()
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	-	A #	١
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 ()
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW							Th on	ne ra n set	adio tting	sup g ar	opoi e co	rts f mp	Frec atik	•	cy- ith	shif eith	t Ke	yin			mod iicor						•		ng				
		NRF_1MBIT	0				1 /	Mbi	t/s ľ	Nor	dic p	orop	orie	tary	rad	lio n	nod	le															
		NRF_2MBIT	1				21	Mbi	t/s ľ	Nor	dic p	orop	orie	tary	rad	lio n	nod	le															
		NRF_250_KBIT	2				25	0 k	bit/s	s No	ordio	c pr	opr	ietar	y ra	adio	mo	ode															
		BLE_1MBIT	3				1 /	Mbi	t/s E	Blue	toot	th L	ow	Ene	rgy.																		

16.2.8 PCNF0

Bit nun	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 :	3 2	2 1	0
ID (Fiel	d ID)		-	-	-	-	-	-	-	-	-	-	-	-	c	c	c	c	-	-	-	-	-	-	-	В	-	-		. ,	A /	A A	A A
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																							
A RW	LFLEN		[0	8]			Le	engt	th o	f ler	ngth	n fie	ld ir	n nu	mbe	er o	f bit	s. D	ecis	ion	poi	nt:	STA	RT 1	asl	k.							
B RW	SOLEN		[0	1]			Le	engt	th o	f S0	fiel	d in	nur	mbe	r of	byt	es. I	Dec	isio	n po	oint	: ST/	ART	tas	k.								
C RW	S1LEN		[0	8]			Le	engt	th o	f S1	fiel	d in	nur	mbe	r of	bit	s. De	ecisi	on	poiı	nt: S	TAF	RT ta	ask.									



16.2.9 PCNF1

Bit num	ber		31	30 2	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 :	2 1	1 0
ID (Field	ID)		-		-	-	- 1	E I	D ·	-	-	-	-	-	c	c	c	В	В	В	В	В	В	В	В.	A A	A	A	A	A /	A A
Reset va	lue		0	0 0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 (0 (0 0
ID RW	Field	Value ID	Val	lue		De	scrip	otio	n																						
A RW	MAXLEN		[0.	255]			axim AXLE			_								•	•					s la	rge	r th	an				
B RW	STATLEN		[0.	255]		th se pa of	atic I an w nd/r cket N by	hat ece . If y	is c ive you to t	defi the wa the	ned nur nt to pac	in t nbe o se ket	the er of end	Len by	gth tes	fiel def	ld of	f the	e pa the	cke Lei	t. U ngtl	sual h fie	ly t Id i	he I n th	RÁE ne R	DIO RAD	will IO				
C RW	BALEN		[1.	4]		ba to	se ad se ad tal ad ecisio	ddr ddr	ess ess	and of 3	the by	e or tes.	ne b			,								•				•			
D RW	ENDIAN						air ecisio					•		: len	igth	i fie	ld.														
		LITTLE	0			Le	ast s	ign	ifica	ant	bit o	on a	ir fi	rst																	
		BIG	1			M	ost s	igni	ifica	nt l	bit c	n a	ir fi	rst																	
E RW	WHITEEN					Pa	cket	wh	iter	ning	g en	able	ed																		
			0			Di	sable	ed																							
			1			En	able	d																							

16.2.10 BASE0

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
ID (Field ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	A	A	A	Α	Α	Α	Α	Α	Α	A .	A A	
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW						Ra	dio	bas	se a	ddre	ess (0. D	ecis	ion	poiı	nt: S	TAF	RT ta	sk.														

16.2.11 BASE1

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID (Field ID)		Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	A	A	A.	A	Α	Α	Α	A	A	4
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW						Ra	dio	bas	se a	ddre	ess	1. D	ecis	ion	poiı	nt: S	STAF	RT ta	ask.														



16.2.12 PREFIX0

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	4 3	2	1	0
ID (Field	ID)		D	D	D	D	D	D	D	D	c	c	c	c	c	c	c	c	В	В	В	В	В	В	В	В	A A	A /	A A	АА	A	A	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0 0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW	AP0						Ac	ldre	ss p	refi	x 0.	Dec	isio	n po	oint	: STA	ART	tasl	۲.														
B RW	AP1		••																														
C RW	AP2																																
D RW	AP3																																

16.2.13 PREFIX1

Bit number	31 3	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	4 3	2	1	0
ID (Field ID)	D I	D D	D	D	D	D	D	c	c	c	c	c	c	c	c	В	В	В	В	В	В	В	В	A	A A	A A	A A	Α	A	A
Reset value	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 (0 0	0	0	0
ID RW Field	Value ID Valu	ue		De	scri	ptic	n																							
A RW AP4				Ac	ldre	ss p	refi	x 4.	Dec	isio	n p	oint	: ST/	ART	tas	k.														
B RW AP5																														
C RW AP6																														
D RW AP7																														

16.2.14 TXADDRESS

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 ()
ID RW Field	Value ID	Va	lue			De	scri	pti	on																								
A RW						Lo ta	_	al a	ddre	ess t	o be	e us	ed v	vhei	n tra	nsn	nitti	ng a	а ра	cke	t. D	ecis	ion	poi	int:	ST	AR	Т					



16.2.15 RXADDRESSES

Bit nun	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	3 7	6	5	4	3	2	1 0
ID (Fiel	d ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		· F	I G	F	E	D	C	ВА
Reset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																						
A RW	ADR0						Er	abl	e re	сер	tion	on	log	ical	adc	lress	0.	Dec	isio	n po	oint	STA	RT t	ask								
			0				Di	sab	le																							
			1				Er	abl	e																							
B RW	ADR1																															
C RW	ADR2																															
D RW	ADR3		••																													
E RW	ADR4																															
F RW	ADR5																															
G RW	ADR6																															
H RW	ADR7																															

16.2.16 CRCCNF

Bit	numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2	1	0
ID	(Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	В		-	-	-	-	Α	Α
Re	set va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () 0	0	0	0	0	0
ID	RW	Field	Value ID	Va	lue			De	scri	ptio	on																							
Α	RW	LEN		[1	3]			CF	RC le	eng	th ir	nu	mb	er o	f by	tes.	Dec	isio	n po	oint:	STA	ART	task	ί.										
				0				CF	RC le	eng	th is	zer	o, a	nd C	CRC	calc	ulat	ion	is d	isab	led													
В	RW	SKIP_ADR						Le	ave	pad	ket	ado	lres	s fie	ld o	ut o	f CR	C c	alcu	llatio	on. l	Deci	isioi	n po	int:	STA	٩RT	tas	k.					
				0				CF	RC c	alcu	llati	on i	nclu	ıdes	ado	dres	s fie	ld.																
				1										s no e ac			e ad	ldre	ss fi	eld.	The	e CR	C ca	alcul	latio	n v	vill	star	t at	Ι				

16.2.17 CRCPOLY

Bit numb	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	4 3	3 :	2 1	1 0	ı
ID (Field	ID)		-	-	-	-	-	-	-	-	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	A A	A A	A /	A A	A A	A /	Α -	ı
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0 (0 (0 (0 0	ı
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																								l
A RW							Co 1. Th	RC pach to orrest to feet to f	terr spo ollo	n in nds wing x ³ +	the to tl g ex - x ²	CRO he t amı + 1	erm ole i = 1	s fo 100	(por r an	neni 8-b	t. Tł	ne le	ast	sigr	nifica	ant		_										



16.2.18 **CRCINIT**

Bit number	31	30 29	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	-		-	-	-	-	-	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	Α	A
Reset value	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID Value	ue		De	scri	ptic	on																								
A RW				ln	itial	valı	ue fo	or Cl	RC c	alcı	ulat	ion.	Dec	cisic	on p	oint	t: ST	ART	tas	k.											

16.2.19 FREQUENCY

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		AAAAAA
Reset value	0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ID RW Field Value ID	Value	Description
A RW		Radio channel frequency offset in MHz: RF frequency = 2400 + A (MHz) Decision point: TXEN or RXEN

16.2.20 TEST

Bit n	uml	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	3	2	1 0
ID (F	ield	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	ВА
Rese	t va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0 0
ID R	w	Field	Value ID	Va	lue			De	scri	ptic	on																						
A I	RW	CONST_CARRIER						Co	nst	ant	car	rier.	Dec	isio	n p	oint	:TX	EN 1	task	. .													
				0				Di	sab	le																							
				1				En	abl	e																							
В	RW	PLL_LOCK						PL	L lo	ck.	Dec	isio	n po	oint	:TX	EN c	or R	XEN	tas	k.													
				0				Di	sab	le																							
				1				En	abl	e																							

16.2.21 RSSISAMPLE

Bit numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 :	3 2	2 1	I 0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	Α.	A A	A A	A /	A A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																							
A RW			[0	12	7]		ac st	SSI s tua renç ecei	l red gth	eiv	ed s fol	ign Iow	al st s:	ren	gth	is a	neg	_											th	e			



16.2.22 STATE

Bit n	umbe	r		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 2	2 1	0
ID (Fi	ield ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	A A	A A	Α
Rese	t value	2		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 (0	0
ID	RW	Field	Value ID	Val	ue			De	scri	pti	on																						
Α	R							Cı	ırreı	nt ra	adio	sta	ite.																				
		DISABLED		0				Ra	adio	is i	n th	e D	ISAE	BLEC) sta	ite.																	
		RXRU		1				Ra	adio	is i	n th	e R	KRU	sta	te.																		
		RXIDLE		2				Ra	adio	is i	n th	e R	KIDL	.E st	ate.																		
		RX		3				Ra	adio	is i	n th	e R	K sta	ite.																			
		RXDISABLE		4				Ra	adio	is i	n th	e R	KDIS	ABI	LE st	ate																	
		TXRU		9				Ra	adio	is i	n th	e TX	(RU	stat	te.																		
		TXIDLE		10				Ra	adio	is i	n th	e TX	KIDL	E st	ate.																		
		TX		11				Ra	adio	is i	n th	e T	⟨ sta	ite.																			
		TXDISABLE		12				Ra	adio	is i	n th	e T	KDIS	ABI	LE st	ate																	

16.2.23 DATAWHITEIV

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	Α	Α	Α	Α	Α.	4
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0)
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																								
A RW										_				. Bit nt: T			•			Posi	tior	160	of th	ne L	.SF	R, E	3it	1 to)				

16.2.24 DAI

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				A <i>P</i>	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0 () (0 0	0
ID RW Field	Value ID	Va	lue	,		De	scri	pti	on																							
A R						In	dex	(n)	of d	evic	e ac	ddre	ess, s	see	DAE	3[n]	anc	I DA	P[n], th	at ç	got	an a	dd	res	s m	at	ch.				



16.2.25 TIFS

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	5 4	1 3	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A /	A <i>A</i>	4 /	۱ ۱	A A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 (0 0) () (0 (0
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																							
A RW						In de pa	ter fin icke	fran ed a et to	ne s as th	ie ti e sta	e is me, art c	the in n of th	tim nicro e fir ask.	se c	con	ds, 1	fron	n th	e er	nd o	fthe	e las	•						S			

16.2.26 DAB[n] (n=0..7)

Bit number	31 30 29 28	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)	A A A A	A A A A A A A A A A A A A A A A A A A
Reset value	0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ID RW Field Valu	e ID Value	Description
A RW		Device address base segment.

16.2.27 DAP[n] (n=0..7)

Bit number	31 30 29 2	3 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			A A A A A A A A A A A A A A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value	ID Value	Description	
A RW		Device address prefix.	

16.2.28 DACNF

Bit	numl	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	4	3	2	1	0
ID	Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Р	0	N	М	L	K	J	ı	Н	G F	E	D	c	В	Α
Re	et va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 0	0	0	0	0	0
ID	RW	Field	Value ID	Va	lue			De	scri	ptic	n																							
Α	RW	ENA0		0				Di	abl sab abl	le	disa	able	e de	vice	ado	dres	ss m	atc	hing	g usi	ing	dev	ice	add	ress	0.								
В	RW	ENA1																																
C	RW	ENA2																																
D	RW	ENA3																																
Ε	RW	ENA4																																
F	RW	ENA5																																
G	RW	ENA6																																
Н	RW	ENA7																																
I	RW	TXADD0						Tx	Add	for	dev	vice	ado	dres	s 0.																			



Bi	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 5	4	3	2	1	0
ID	(Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Р	0	N	М	L	K	J	ı	Н	G F	E	D	c	В	A
Re	set va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 0	0	0	0	0	0
ID	RW	Field	Value ID	Va	lue			De	scri	pti	on																							
J	RW	TXADD1																																
K	RW	TXADD2																																
L	RW	TXADD3																																
N	RW	TXADD4																																
Ν	RW	TXADD5																																
0	RW	TXADD6																																
Р	RW	TXADD7																																

16.2.29 **POWER**

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ID RW Field Value ID	Va	lue			De	scri	pti	on																								
A RW	0				sta	ate l	by s	wit	chir	ıg tl		ol. Tl erip ff							-				t to	its	ini	itia	I					



17 Timer/counter (TIMER)




Figure 26 Block schematic for Time/counter

17.1 Functional description

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes the TIMER is started by triggering the START task, and stopped by triggering the STOP task. The TIMER is a count-up timer.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in *Figure 26*. The timer frequency is derived from HFCLK as described below using the values specified in the PRESCALER register:

$$f_{TIMER} = \frac{HFCLK}{2^{PRESCALER}}$$

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the BITMODE register. For details on which bitmodes are supporting which timers see the device product specification.

The PRESCALER register and the BITMODE register must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.



The TIMER implements multiple capture/compare registers, see the product specification for more information on how many capture/compare registers that are supported in the chip.

17.1.1 Compare

The TIMER implements one COMPARE event for every available capture/compare register. A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

17.1.2 Capture

The TIMER implements one capture task for every available capture/compare register. Every time the CAPTURE[n] task is triggered the Counter value is copied to the CC[n] register.

17.1.3 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of HFCLK, the STOP task will be prioritized.

17.1.4 Task delays

The CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the HFCLK. Depending on sub-power mode, the START task may require longer time to take effect, see product specification for more information. See POWER chapter, *chapter 11 on page 36*, for more information about sub-power modes.



17.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start Timer
STOP	0x004	Stop Timer
COUNT	0x008	Increment Timer (Counter mode only)
CLEAR	0x00C	Clear timer
CAPTURE[0]	0x040	Capture Timer value to CC0 register
CAPTURE[1]	0x044	Capture Timer value to CC1 register
CAPTURE[2]	0x048	Capture Timer value to CC2 register
CAPTURE[3]	0x04C	Capture Timer value to CC3 register
EVENTS		
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
REGISTERS		
SHORTS	0x200	Shortcuts
INTENSET	0x304	Write-only - configures which events generate a Timer interrupt
INTENCLR	0x308	Write-only - configures which events do not generate a Timer interrupt
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3

 Table 18
 Register overview



17.2.1 SHORTS

Bit	numl	ber	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID	(Field	ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	н	G	F	E	-	-	-	-	D	c	ВА
Re	set va	lue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID		Field	Va	lue			De	scri	ptic	on																							
Α	RW	COMPAREO_CLEAR					Se	e sł	nort	cut	pat	tern																					
В	RW	COMPARE1_CLEAR																															
C	RW	COMPARE2_CLEAR																															
D	RW	COMPARE3_CLEAR																															
Ε	RW	COMPAREO _STOP																															
F	RW	COMPARE 1_STOP																															
G	RW	COMPARE2_STOP																															
Н	RW	COMPARE3_STOP																															

17.2.2 MODE

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID (Field ID)		A	
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID RW Field	Value	Description	
A RW		Timer mode	
TIMER	0	Select timer mode	
COUNTER	1	Select counter mode	

17.2.3 PRESCALER

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
ID (Field ID)			A A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0
ID RW Field	Value	Description	
A RW	[09]	Prescaler value	



17.2.4 BITMODE

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Va	lue			De	scri	ptic	on																								
A RW					Tir	mer	bit	wid	lth																							
16BIT	0				16	bit	tim	er k	oit w	/idt	h																					
08BIT	1				8 l	oit t	ime	r bi	t wi	dth																						
24BIT	2				24	bit	tim	er k	oit w	vidt	h																					
32BIT	3				32	bit	tim	er k	oit w	/idt	h																					



18 Real Time Counter (RTC)




Figure 27 RTC block schematic

18.1 Functional description

The RTC is a 24 bit low-frequency clock with frequency prescaling and tick, compare, and overflow events.

18.1.1 Clock Source

The RTC will run off a low-frequency clock (LFCLK) running at 32.768 kHz. This clock may be either a RC oscillator or a crystal oscillator. The COUNTER resolution will therefore be 30.517 μ s. The RTC must be able to run while the 16 MHz system clock (SysClk) source is OFF.

18.1.2 Resolution versus overflow and the PRESCALER

COUNTER increment frequency:

$$f_{RTC} = \frac{32,768kHz}{PRESCALER + 1}$$

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.



Examples

1. Desired COUNTER frequency 100 Hz (10 ms per counter period) PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327 f_{RTC} = 99.9 Hz 10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 millisecond counter period) PRESCALER = round (32.768 kHz / 8 Hz) – 1 = 4095 f_{RTC} = 8 Hz 125 ms counter period

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 ⁸ - 1	7812.5 μs	131072 seconds
2 ¹² - 1	125 ms	582.542 hours

Table 19 RTC Resolution versus Overflow

18.1.3 The COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. The internal <<PRESC>> register is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event can be disabled.




Figure 28 Timing diagram - COUNTER_PRESCALER_0






Figure 29 Timing diagram - COUNTER PRESCALER 1

18.1.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition. OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0x0000000.

Note: The OVRFLW event is disabled by default.

18.1.5 The TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM® SysTick feature. Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

Note: The TICK event is disabled by default.

18.1.6 Event Control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent the 16 MHz clock being required when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may raise power consumption if the 16 MHz clock can otherwise be powered down for long durations.

18.1.7 Compare feature

There are three supported compare registers and up to one optional. See product specification for details on available compare registers.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.






Figure 30 Timing diagram – COMPARE_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will **not** trigger a COMPARE event.




Figure 31 Timing diagram - COMPARE_START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 32 Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 33 Timing diagram - COMPARE_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 34 Timing diagram - COMPARE_N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 35 Timing diagram - COMPARE_N-1



18.1.8 TASK and EVENT jitter/delay

The source of jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster system clock (SysClk). Registers in the peripheral interface, part of the SysClk domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the SysClk domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (SysClk and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.

Task	Delay
CLEAR, STOP, START, TRIGOVRFLW	+15 to 46 μs

Table 20 RTC jitter magnitudes on tasks

Operation/Function	Jitter	
START to COUNTER increment	+/- 15 μs	
COMPARE to COMPARE ¹	+/- 62.5 ns	

 $^{{\}bf 1. Assumes\ RTC\ runs\ continuously\ between\ these\ events.}$

Note: 32.768 kHz clock jitter is additional to the above provided numbers

Table 21 RTC jitter magnitudes on events

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.




Figure 36 Timing diagram - DELAY_CLEAR






Figure 37 Timing diagram - DELAY_STOP

2. The START task will start the RTC. The first increment of COUNTER (and instance of TICK event) will be after 30. 5 μ s +/-15 μ s, again because at least 1 falling edge must occur after the START TASK before the rising edge causes events and COUNTER increment. The figures show the smallest and largest delays to on the START task which appears as a +/-15 μ s jitter on the first COUNTER increment.




Figure 38 Timing diagram - JITTER_START-




Figure 39 Timing diagram - JITTER_START+



18.1.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled. To ensure <<COUNTER>> is safely sampled (considering a LFCLK transition may occur during a read), the CPU and core memory bus are halted for 3 cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five SysClk clock cycles.




Figure 40 Timing diagram - COUNTER_READ

18.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start RTC COUNTER
STOP	0x004	Stop RTC COUNTER
CLEAR	0x008	Clear RTC COUNTER
TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
EVENTS		
TICK	0x100	Event on COUNTER increment
OVRFLW	0x104	Event on COUNTER overflow
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
REGISTERS		
INTENSET	0x304	Configures which events shall generate a RTC interrupt
INTENCLR	0x308	Configures which events shall not generate a RTC interrupt
EVTEN	0x340	Configures event enable state for each RTC event
EVTENSET	0x344	Enable event(s). Read of this register gives the value of EVTEN.
EVTENCLR	0x348	Disable event(s). Read of this register gives the value of EVTEN.
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)) Must be written when RTC is stopped
CC[0]	0x540	Compare register
CC[1]	0x544	Compare register



Register	Offset	Description
CC[2]	0x548	Compare register
CC[3]	0x54C	Compare register

18.2.1 **EVTEN**

31 30 29	28 27 26 25	24 2	3 22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-		F	E	D	c	-	-	-	-	-	-	-	-	-	-	-	-	-	-	В	Α
0 0 0	0 0 0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Value	Descripti	on																						
	Enable o	r disab	le TIO	CK ever	nt																			
1	Enable																							
0	Disable																							
	Enable o	r disab	le O\	/RFLW	ever	nt																		
1	Enable																							
0	Disable																							
	Enable o	r disab	le CC	MPARI	E[0]e	even	t																	
1	Enable																							
0	Disable																							
	Enable o	r disab	le CC	MPARI	E[1]e	even	t																	
1	Enable																							
0	Disable																							
	Enable o	r disab	le CC	MPARI	E[2]e	even	t																	
1	Enable																							
0	Disable																							
	Enable o	r disab	le CC	MPARI	E[3]e	even	t																	
1	Enable																							
0	Disable																							
	1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 1 0 1	Name Name	Name Name <t< th=""><th> Note</th><td> Note</td><th> Note</th><th>To a color of the color of</th><td>No No No</td><td>A C</td><td>A C</td><td>To a color of the color of</td><td>To a color of the color of</td><td>No No No</td><td> No No No No No No No No</td><td> Note Note </td><td> No</td><td> Note 10 10 10 10 10 10 10 1</td><td> Note</td><td> Note</td><td> Note 1</td><th> Note 1</th><th> Note</th><td> Control Cont</td><td> Companie Companie</td></t<>	Note	Note	Note	To a color of the color of	No No	A C	A C	To a color of the color of	To a color of the color of	No No	No No No No No No No No	Note Note	No	Note 10 10 10 10 10 10 10 1	Note	Note	Note 1	Note 1	Note	Control Cont	Companie Companie



18.2.2 EVTENSET

Bit	num	ber		31	30 2	9 28	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 2	2 1	0
ID (Field	d ID)		-		-	-	-	-	-	-	-	-	-	F	E	D	c	-	-	-	-	-	-	-	-		-	-		E	3 A
Res	et v	alue		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 (0	0
ID I	RW	Field	Value ID	Val	lue		De	scri	ipti	on																						
Α		TICK					Eı	nabl	le TI	ICK (eve	nt																				
	W			1			Eı	nabl	le																							
	R			ΕV	TEN.)	Re	eadl	bacl	k bit	t 0 c	of E	√TEI	N																		
В		OVRFLW					Eı	nabl	le O	VRF	LW	eve	ent																			
	W			1			Eı	nabl	le																							
	R			ΕV	TEN.	l	Re	ead	bac	k bi	t 1	of E	VTE	N																		
C		COMPARE	0				Eı	nabl	le C	ОМІ	PAR	E[0] eve	ent																		
	W			1			Eı	nabl	le																							
	R			EV	TEN.	16	Re	ead	bac	k bi	t 16	of	EVT	EN																		
D		COMPARE	1				Eı	nabl	le C	OMI	PAR	E[1]] eve	ent																		
	W			1			Eı	nabl	le																							
	R			Eν	TEN.	17	Re	ead	bac	k bi	it 17	of	EVT	EN																		
Е		COMPARE	2				Eı	nabl	le C	OMI	PAR	E[2] eve	ent																		
	W			1			Eı	nabl	le																							
	R			Eν	TEN.	18	Re	ead	bac	k bi	t 18	of	EVT	ΈN																		
F		COMPARE	3				Eı	nabl	le C	OM	PAR	E[3] eve	ent																		
	W			1			Eı	nabl	le																							
	R			ΕV	TEN.	19	Re	ead	bac	k bi	it 19	of	EVT	EN																		



18.2.3 EVTENCLR

Bit number	31 30 2	9 28	27 26	25 24	23	22 2	21 20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5 4	3	2	1 0
ID (Field ID)		-			-		-	F	E	D	c	-	-	-	-	-	-		-	-		-	-	ВА
Reset value	0 0 0	0	0 0	0 0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 (0	0	0 0
ID RW Field	Value ID Value		Descr	iption																				
A TICK			Disab	ole TICK	eve	nt																		
W	1		Disab	ole																				
R	EVTEN.0)	Read	back bi	t 0 o	f EVT	EN																	
B OVRFLW			Disab	ole OVR	FLW	ever	t																	
W	1		Disab	ole																				
R	EVTEN.	1	Read	back b	it 1 c	of EV	ΓΕΝ																	
C COMPAREO			Disab	ole COM	1PAR	E[0] 6	even	t																
W	1		Disab	ole																				
R	EVTEN.	16	Read	back b	it 16	of E\	/TEN																	
D COMPARE1			Disab	ole CON	1PAR	E[1]	even	t																
W	1		Disab	ole																				
R	EVTEN.	17	Read	back b	it 17	of E\	/TEN																	
E COMPARE2			Disab	ole COM	1PAR	E[2] e	even	t																
W	1		Disab	ole																				
R	EVTEN.	18	Read	back b	it 18	of E\	/TEN																	
F COMPARE3			Disab	ole COM	/IPAR	E[3]	even	t																
W	1		Disab	ole																				
R	EVTEN.	19	Read	back b	it 19	of E\	/TEN																	

18.2.4 COUNTER

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RW	-	-	-	-	-	-	-	-	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	A	A	A	Α	Α	A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID Field	Va	lue			De	scri	ptic	on																								
Α					Co	oun	ter v	/alu	e																							



18.2.5 PRESCALER

Bit number	31 30 29 28	27 26 25 24 23 22 2	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RW			· A A A A A A A A A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Field	Value	Description	
Α		RTC PRESCALER value	

18.2.6 CC[N] (n=0..3)

Bit number	31 30 29 28	3 27 26 25 24 23 2	22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RW		A /	A A A A A /	A A A A A A A A A A A A A A A A
Reset value	0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Field	Value	Description		
Α		Compare value		



19 Watchdog timer (WDT)

19.1 Functional description

The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. The watchdog timer is started by triggering the START task, whereupon the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The counter reload value is specified in the CRV register, and the timer is started using the START task.

The watchdog's timeout period is given by:

$$\frac{CRV+1}{32768}[s]$$

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on.

19.1.1 Reload criteria

The watchdog has 8 separate reload request registers which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers. One or more RR registers can be individually enabled via the RREN register.

19.1.2 Temporarily pausing the watchdog

By default the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

19.1.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset equivalent to a system reset, see *chapter 11 on page 36*. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprises registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog is reset when the device is put into system OFF mode. The watchdog is also reset when the whole system is reset, except for when the system is reset through a soft reset, see *chapter 11 on page 36* for more information about reset types.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.



19.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start the watchdog
EVENTS		
TIMEOUT	0x100	Watchdog timeout
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Reload request enable
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
	••	
RR[7]	0x61C	Reload request 7

Table 22 Register overview

19.2.1 RUNSTATUS

Bit number	31 3	0 29	28	27	26 2	25 2	4 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)			-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A
Reset value	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field Value I	D Value	•		De	scrip	tion																								
A RW	0			W	dicate atcho	log r	ot ru	ınniı	ng.	gf is	run	ning	J.																	



19.2.2 REQSTATUS

Bit number	31 30 29 2	3 27 26 2	25 24 2	23 22	21	20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5 .	4 3	3 2	1	0
ID (Field ID)					-	-		-	-	-	-	-	-	-	-	-	-	Н	G	F	E () (: в	3 A
Reset value	0 0 0 0	0 0 (0 0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0) 1
ID RW Field	Value ID Value	Descrip	otion																					
A RW RR0		Reque:	st status	s for R	R[0]	regi	ster																	
	0	RR[0] r	egister i	is not	ena	bled,	or ar	e alı	read	y re	que	stin	g re	eloa	d									
	1	RR[0] r	egister i	is enal	oled	d, and	l are	not y	et r	equ	esti	ng ı	elo	ad										
B RW RR1	.																							
C RW RR2																								
D RW RR3																								
R RW RR4																								
F RW RR5																								
G RW RR6																								
H RW RR7																								

19.2.3 CRV

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 :	3 2	2 1	1 0
ID (Field ID)	А	A	A	A	A	Α	Α	A	Α	Α	Α	A	A	Α	Α	Α	Α	Α	A	Α	Α	A	Α	Α	A A	A	A A	A /	A /	۱,	4 A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 () (0 0
ID RW Field	Value ID Va	lue		Description																											
A RW					Cc	unt	er r	eloa	d va	alue	in n	uml	ber	of c	ycle	s of	the	32.7	768	kHz	clo	ck									

19.2.4 RREN

Bit nu	ımb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3	2	1 0
ID (Fie	eld I	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- I	ı G	F	E	D	c	ВА
Reset	val	ue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 1
ID RV	V I	Field	Value ID	Va	lue			De	scri	pti	on																						
A R	W	RR0						En	abl	e or	dis	able	e RR	(0]	regi	ster																	
				0				Di	sab	le R	R[0]] rec	giste	er																			
				1				En	abl	e RI	R[0]	reg	iste	r																			
B R\	W	RR1																															
C R	W	RR2																															
D R	W	RR3																															
R R\	W	RR4																															
F R\	W	RR5						••																									
G R	W	RR6																															
H R	W	RR7						••																									



19.2.5 **CONFIG**

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	8 7	' 6	5	4	3	2 '	1 0
ID (Field	l ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	В	-	- A
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0) 0	0	0	0	0 (0 1
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																						
A RW	SLEEP							onfi eep	_		e w	atcl	ndo	g to	eitl	ner	be p	oaus	ed,	or k	ept	run	nin	g, w	hile	e th	e C	PU	is			
		PAUSE	0				Pa	ause	wa	atch	dog	, wł	ile t	the	CPL	J is s	slee	ping	J.													
		RUN	1				K	eep	the	wa	tcho	dog	run	nin	g w	hile	the	CPI	J is	slee	pin	g.										
B RW	HALT								-				ndo ggei	-	eitl	ner	be p	oaus	ed,	or k	ept	run	nin	g, w	hile	e th	e C	PU	is			
		PAUSE	0				Pa	ause	wa	atch	dog	, wł	ile t	the	CPL	J is ł	nalte	ed b	y th	e d	ebu	gge	er.									
		RUN	1				K	eep	the	wa	tcho	dog	run	nin	g w	hile	the	CPI	J is	halt	ed l	oy t	he c	lebu	ıgg	er.						

19.2.6 RR[n] (n=0..7)

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	2	1	0
ID (Field ID)		A	Α	A	A	Α	Α	A	Α	Α	Α	Α	A	A	A	Α	A	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	A A	A <i>P</i>	A	Α	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0
ID RW Field	Value ID	Va	lue			De	scri	pti	on																							
A W						Re	eloa	d re	que	st re	egis	ter																				



20 Random Number Generator (RNG)




Figure 41 Random Number Generator

20.1 Functional description

The Random Number Generator (RNG) generates true non-deterministic random numbers based on internal thermal noise.

The RNG is started by triggering the START task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register.

20.1.1 Digital error correction

A digital corrector algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an 8 bit register for parallel readout from the VALUE register.

It is possible to disable the bias in the CONFIG register. This offers a substantial speed advantage, but may result in a statistical distribution that is not perfectly uniform.

20.1.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when digital error correction is enabled.



20.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Task starting the random number generator.
STOP	0x004	Task stopping the random number generator.
EVENTS		
VALRDY	0x100	Event being generated for every new random number written to the VALUE register.
REGISTERS		
SHORTS	0x200	Shortcut register.
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
CONFIG	0x504	Configuration register.
VALUE	0x508	Output random number.

Table 23 Register overview

20.2.1 SHORTS

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW	VALRDY_STOP						Sh	ort	cut	bet	wee	n V	ALR	DY 6	evei	nt ai	nd S	STO	P ta	sk.														
			0				Di	isab	le																									

20.2.2 VALUE

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 !	5 4	1 3	2	! 1	10
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A i	A A	A A	A <i>P</i>	\ /	A A
Reset va	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 () () () (0 (
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A R			[0	25	5]		Ge	ener	ate	d ra	ndc	om r	num	ber																			



20.2.3 **CONFIG**

Bit nu	ımk	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	5 4	1 3	2	1	0
ID (Fi	eld	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				-	-	-	Α
Reset	va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
ID RV	V	Field	Value ID	Va	lue			De	scri	ipti	on																							
A R	W	DERCEN						D	igita	al er	ror	corı	ecti	ion																				
				0				D	isab	led																								
				1				Er	nabl	led																								



21 Temperature sensor (TEMP)

21.1 Functional description

The temperature sensor measures the silicon die temperature.

The TEMP is started by triggering the START task. When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

When the temperature measurement is completed, the TEMP analog electronics power down to save power.

The TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

21.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start temperature measurement.
STOP	0x004	Stop temperature measurement.
EVENTS		
DATARDY	0x100	Temperature measurement complete, data ready.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
TEMP	0x508	Temperature.

Table 24 Register overview

21.2.1 TEMP

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	A	A	A	Α	Α	A	A	Α	Α	Α	Α	A	Α	Α	Α	Α	A	Α	A	Α	Α	Α	A	A	Α	A	A	A	Α	A	A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID Field	Va	lue			De	scri	ptio	n																								
Α					pr	ecis	of to						uren	nen	t. Di	e te	mp	erat	ure	in °	C, 2'	s co	mp	len	nen	t fo	rma	ıt, 0	.25	°C		



22 AES Electronic Codebook mode encryption (ECB)

22.1 Functional description

AES ECB is a single AES block encrypt hardware module.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- · Memory pointer support
- · DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

22.1.1 ECB DMA

The ECB implements an EasyDMA mechanism for reading and writing to the RAM. This DMA cannot access the program memory. It can also not access any other parts of the memory area except RAM.

22.1.2 ECB Data Structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

Table 25 ECB data structure overview

22.1.3 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.



22.2 Registers

Register	Offset	Description
TASKS		
STARTECB	0x000	Start ECB block encrypt. If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered.
STOPECB	0x004	Abort a possible executing ECB operation. If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.
EVENTS		
ENDECB	0x100	ECB block encrypt complete.
ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
ECBDATAPTR	0x504	ECB block encrypt memory pointers.

Table 26 Register overview

22.2.1 ECBDATAPTR

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	4 3	3 2	2 1	1 0
ID (Field ID)		A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	A	A	A	Α	Α	Α	Α	Α	A	A	A A	A	A /	A /	۱ ۱	АА
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (D (0 (o (0 () (0 0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																							
Α						Po	ointe	er to	the	e EC	Βd	ata	stru	ctu	re (s	ee	Tab	le 2:	5 on	pa	ge 1	12)										



23 AES CCM Mode Encryption (CCM)

23.1 Functional description

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification¹. A new key-stream must be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task. An ENDKSGEN event will be generated when the new key-stream has been generated. The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR, where it will be used in subsequent encryption and decryption operations.

Encryption is started by triggering the CRYPT task with the MODE register set to ENCRYPTION. Similarly, decryption is started by triggering the same task with MODE set to DECRYPTION. An ENDCRYPT event will be generated when packet encryption is completed as well as when packet decryption is completed, see *Figure 42*.




Figure 42 Key-stream generation followed by encryption or decryption. The shortcut is optional.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by the CNFPTR pointer. It is necessary to configure this pointer and its underlying data structure, and the MODE register before the KSGEN task is triggered. It is also necessary to configure the INPTR pointer and the OUTPTR pointer before the CRYPT task is triggered.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR pointer and the OUTPTR pointer must be configured before the KSGEN task is triggered.

23.1.1 Encryption

During packet encryption the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet. The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR pointer, see *Figure 43 on page 115*.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.

The AES CCM is limited to read maximum 27 bytes of the unencrypted payload (PL) regardless of what is specified in the length field of the unencrypted packet.

^{1.} Bluetooth AES CCM 128 bit block encryption, see Bluetooth specification Version 4.0.






Figure 43 Encryption

23.1.2 Decryption

During packet decryption the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status. The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet back into RAM at the address pointed to by the OUTPTR pointer, see *Figure 44*.

The CCM is only able to decrypt packets that are at least 5 bytes long, that is, 1 byte encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.

The AES CCM is limited to read maximum 27 bytes of the encrypted payload and four bytes of the MIC regardless of what is specified in the length field of the encrypted packet.




Figure 44 Decryption



23.1.3 AES CCM and RADIO concurrent operation

The AES CCM is designed to run in parallel with the RADIO to enable on-the-fly encryption and decryption of RADIO packets without CPU involvement. To facilitate this, the RADIO has to be configured with the following settings:

Radio parameter	Value	Description
PCNF0.S0LEN	1	S0 field = 1 byte. Must match with the HEADER property in the data structure associated with INPTR and OUTPTR, see <i>Table 29 on page 119</i> and <i>Table 30 on page 119</i>
PCNF0.LFLEN	5	Length field = 5 bit. Must match with the LENGTH property in the data structure associated with INPTR and OUTPTR, see <i>Table 29 on page 119</i> and <i>Table 30 on page 119</i>
PCNF0.S1LEN	3	S1 field = 3 bit. Must match with the RFU property in the data structure associated with INPTR and OUTPTR, see <i>Table 29 on page 119</i> and <i>Table 30 on page 119</i>
MODE	1_MBIT_QPSK	1 Mbps data rate
PCNF1.BALEN	3	Length of address (32 bit)
CRCCNF.LEN	3	Length of CRC (24 bit)

Table 27 Radio configuration settings

23.1.4 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the RADIO is transmitting it, the RADIO must read the encrypted packet from the same memory location as the AES CCM is writing to. The OUTPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 45*.




Figure 45 Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered, in addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in *Figure 46* using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.






Figure 46 On-the-fly encryption using a PPI connection

23.1.5 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to. The INPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 47*.




Figure 47 Configuration of on-the-fly decryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.



This use-case is illustrated in *Figure 48* using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is trigger from the READY event in the RADIO through a PPI connection.




Figure 48 On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM

23.1.6 CCM data structure

The CCM data structure specified in is located in RAM at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description	
KEY	0	16 byte AES key	
PKTCTR	16	Octet0 (LSO) of packet counter	
	17	Octet1 of packet counter	
	18	Octet2 of packet counter	
	19	Octet3 of packet counter	
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most significant bit) Bit7: Ignored	
	21	Ignored	
	22	Ignored	
	23	Ignored	
DIRECTION	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded	
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV,, Octet7 (MSO) of IV	

Table 28 CCM data structure overview



The NONCE vector (as specified by the *Bluetooth* Core Specification) will be generated by hardware based on the information specified in the CNFPTR data structure.

Property	Address offset	Description	
HEADER	0	Packet Header	
LENGTH	1	Number of bytes in unencrypted payload	
RFU	2	Reserved Future Use	
PAYLOAD	3	0 to 27 bytes unencrypted payload	

Table 29 Data structure for unencrypted packet

Property	Address offset	Description	
HEADER	0	Packet Header	
LENGTH	1	Number of bytes in encrypted payload including length of MIC Note: LENGTH will be 0 for empty packets since the MIC is not added to empty packets	
RFU	2	Reserved Future Use	
PAYLOAD	3	0 to 27 bytes encrypted payload	
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC Note: MIC is not added to empty packets	

Table 30 Data structure for encrypted packet

23.1.7 CCM DMA and ERROR event

The CCM implements a simple DMA mechanism for reading and writing to the RAM. This DMA cannot access the CODE memory. It can also not access any other parts of the memory area except RAM.

In some scenarios where the CPU and other DMA enabled peripherals are accessing the RAM at the same time, the CCM DMA could experience some bus conflicts which may also result in an error during encryption. If this happens, the ERROR event will be generated.

23.1.8 Shared resources

The CCM shares registers and other resources with other peripherals that have the same ID as the CCM. The user must therefore disable all peripherals that have the same ID as the CCM before the CCM can be configured and used. Disabling a peripheral that have the same ID as the CCM will not reset any of the registers that are shared with the CCM. It is therefore important to configure all relevant CCM registers explicitly to secure that it operates correctly.

The Instantiation table, *Table 3 on page 12*, shows which peripherals have the same ID as the CCM.



23.2 Registers

Register	Offset	Description
TASKS		
KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.
CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
STOP	0x008	Stop encryption/decryption
EVENTS		
ENDKSGEN	0x100	Key-stream generation complete
ENDCRYPT	0x104	Encrypt/decrypt complete
ERROR	0x108	CCM error event
REGISTERS		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x521	Pointer to data area used for temporary storage

23.2.1 SHORTS

Bit numb	per		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		A
Reset val	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0
ID RW	Field	Value	Va	lue			De	scri	iptic	on																							
		ID	•					JC		011																							

23.2.2 MICSTATUS

Bit number	31 3	0 29	28	27 2	6 2	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID (Field ID)		-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	
Reset value	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID RW Field Value	Value	e		Desc	ript	ion																									
A R	0			The ope MIC	ratic				C ch	eck	perf	form	ned	du	ring	the	pre	vio	us d	ecr	ypt	ior	1								



23.2.3 **ENABLE**

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Value																																
ID RW Field	ID	Val	lue			De	scri	iptio	on																								

23.2.4 MODE

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	1
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																								
A RW		Encryption Decryption	0				A	ES C	CM	pac	ket	enc	ryp	be u tion	mo	ode																		

23.2.5 **CNFPTR**

Bit numbe	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	2 1	0
ID (Field II	D)		A	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α.	A /	4 <i>F</i>	A A	A
Reset valu	ıe		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW																oldir CM (_			•				1 M.	NOI	NC	E ve	ecto	or				

23.2.6 INPTR

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 1	1 ()
ID (Field	ID)		A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	A	Α	A	Α.	Α	A A	A /	۱,	۱,	A /	1
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () () (0 ()
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																								
A RW							In	put	poi	nte	r																							

23.2.7 OUTPTR

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5 4	1 3	3 2	2 1	0
ID (Field	ID)		Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	Α	A i	Α.	A	A <i>F</i>	۱,	۱,	A A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 () () () (0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW							O	utpı	ut p	oint	er																						



23.2.8 SCRATCHPTR

Bit numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	1 3	, 2	2 1	0
ID (Field	ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α.	A /	۱,	A A	. /	\ A	A
Reset val	ue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	C	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ipti	on																							
Α																			mpc on/d		•	-		urin	g k	ey-	-stre	eam	1				
																•	•		rage nim					_	•								



24 Accelerated Address Resolver (AAR)

24.1 Functional description

24.1.1 Resolving a resolvable address

A private resolvable address shall be composed of 6 bytes as illustrated in *Figure 49*.




Figure 49 Resolvable address

To resolve an address the ADDRPTR pointer must point to the least significant byte (LSB) of the resolvable address offset by 3 bytes to accommodate the packet header. The resolver is started by triggering the START task. A RESOLVED event is generated when and if the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRK0 to IRK15 starting from IRK0. How many to be used is specified by the NIRK register. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the Bluetooth Specification². The time it takes to resolve an address may vary depending on where in the list the resolvable address is located. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See product specification for more information about resolution time.

The AAR will not distinguish between public and random addresses. The AAR will also not distinguish between static and private addresses, or between private resolvable and private non-resolvable addresses.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.




Figure 50 Address resolution with packet preloaded into RAM

^{2.} Bluetooth Specification Version 4.0 [Vol 3] chapter 10.8.2.3.



24.1.2 Use case example for chaining RADIO packet reception with resolving addresses with the AAR

The AAR may be started as soon as the 6 bytes required by the AAR has been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the least significant byte of the resolvable address within the received packet.




Figure 51 Address resolution with packet loaded into RAM by the RADIO

24.1.3 IRK data structure

The IRK data structure specified in *Table 31* is located in RAM at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description	
IRK0	0	IRK number 0 (16 – byte)	
IRK1	16	IRK number 1 (16 – byte)	
IRK15	240	IRK number 15 (16 – byte)	

Table 31 IRK data structure overview

24.1.4 AAR DMA

The AAR implements a simple DMA mechanism for reading and writing to the RAM. This DMA cannot access the code memory. It can also not access any other parts of the memory area except RAM.

24.1.5 Shared resources

The AAR shares registers and other resources with other peripherals that have the same ID as the AAR. The user must therefore disable all peripherals that have the same ID as the AAR before the AAR can be configured and used. Disabling a peripheral that have the same ID as the AAR will not reset any of the registers that are shared with the AAR. It is therefore important to configure all relevant AAR registers explicitly to secure that it operates correctly. The Instantiation table, *Table 3 on page 12*, shows which peripherals have the same ID as the AAR.



24.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
STOP	0x008	Stop resolving addresses
EVENTS		
END	0x100	Address resolution procedure complete
RESOLVED	0x104	Address resolved
NOTRESOLVED	0x108	Address not resolved
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs
IRKPTR	0x508	Pointer to IRK data structure
ADDPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

24.2.1 STATUS

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5 4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				A	Α	Α	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A R			0	.15			Th	e IR	RK tł	nat v	was	use	d la	st ti	me	an a	ddı	ess	was	res	olv	ed											

24.2.2 **ENABLE**

Bit numb	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
		Value																																
ID RW	Field	ID	Val	lue			De	scri	pti	on																								



24.2.3 NIRK

Bit numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	1	0
ID (Field I	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A /	A F	\ A	A
Reset val	ue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	1
ID RW	Field	Value ID	Va	lue			De	scri	ptio	on																							
A RW			1.	.16			Νι	umk	er o	of id	ent	ity r	oot	key	s av	aila	ble	in t	he II	RK c	lata	strı	ıctı	ire									

24.2.4 IRKPTR

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	3	2	1	0
ID (Field	ID)		A	A	Α	A	Α	A	Α	Α	Α	Α	A	Α	Α	A	Α	Α	A	Α	Α	Α	Α	Α	A	Α	A A	4 /	4 A	Α	A	Α	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW							Po	ointe	er to	the	e IRI	< da	ta s	truc	ture	9																	

24.2.5 ADDRPTR

Bit numb	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	3	2	1	0
ID (Field	ID)		Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	Α	Α	A	A	A	A /	A A	A	Α	A	Α
Reset val	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW							Po	ointe	er to	res	olva	able	ade	dres	s (6	byt	es)																

24.2.6 SCRATCHPTR

Bit numb	oer		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 1	0
ID (Field	ID)		Α	Α	Α	A	Α	A	Α	Α	Α	Α	Α	A	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α.	A	A /	A /	\ A	Α
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW							Po	ointe	er to	a 's	cra	tch'	dat	a ar	e us	ed f	or t	em	pora	ary :	stor	age	dur	ing	res	solu	utio	n					
							Α	spa	ce c	f m	inin	num	3 b	yte	s m	ust k	oe r	eser	rvec	I													



25 Serial Peripheral Interface (SPI)




Figure 52 SPI master

Note: RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

25.1 SPI master - functional description

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. These registers are double buffered to enable some degree of uninterrupted data flow in and out of the SPI master. The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

25.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 32* prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSELSCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSELMOSI	Output	0
MISO	As specified in PSELMISO	Input	Not applicable

Table 32 GPIO configuration



25.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. The user must therefore disable all peripherals that have the same ID as the SPI before the SPI can be configured and used. Disabling a peripheral that have the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

The Instantiation table in section 4.2 on page 12 shows which peripherals have the same ID as the SPI.

25.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register. Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 53*. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.




Figure 53 SPI master transaction.

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see



Figure 54 on page 129. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 54 READY event timing details for SPI master mode for CPHA = 0 and CPHA = 1.

25.2 Registers

Register	Offset	Description
EVENTS		
READY	0x108	TXD byte sent and RXD byte received
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
ENABLE	0x500	Enable SPI
PSELSCK	0x508	Pin select for SCK
PSELMOSI	0x50C	Pin select for MOSI
PSELMISO	0x510	Pin select for MISO
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency
CONFIG	0x554	Configuration register

Table 33 Register overview



25.2.1 RXD

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 ′	1 (
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	Α	Α	A	A	A A	A /
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (
ID RW	Field	Value ID	Va	lue			De	scri	pti	on																							
A RW							R)	〈 da	ta r	ecei	ved	l. Do	ubl	e bı	ıffeı	red.																	

25.2.2 TXD

Bit number	31 30 29	8 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			A A A A A A A
Reset value	0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description	
A RW		TX data to send. Double but	ıffered

25.2.3 **ENABLE**

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	D
ID (Field ID)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Α.	Α.	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
								•																									
A RW						Eı	nabl	e or	dis	able	e SP	ı																					
A RW	DISABLE	0					nabl isab			able	e SP	1																					

25.2.4 PSELSCK

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4	3 2	2 1	0
ID (Field ID)	A	A	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A	Α.	A <i>A</i>	\ A	\ A
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1
ID RW Field Value ID	Val	lue			De	scri	ptic	on																							
Α					Pir	า ทเ	ımb	er o	ont	figu	ratio	on f	or S	PI S	CK:	sign	al														
RW	[0.	31]			Piı	n nı	ımb	er t	o ro	oute	the	sP	SC	K si	gna	l to															
W	0x	FFFI	FFFF	F	Di	sco	nne	ct																							



25.2.5 PSELMOSI

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 '	1 0
ID (Field ID)		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α.	Α.	A	Α	Α	A A	A A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	l 1
ID RW Field	Value ID	Va	lue			De	scri	ptic	n																							
Α						Piı	n nu	ımb	er c	onfi	igur	atio	n fo	r SP	IMC	OSI s	sign	al														
RW		[0	31]			Piı	n nu	ımb	er to	o ro	ute	the	SPI	MO:	SI si	gna	l to															
W		0)	<fff< td=""><td>FFF</td><td>FF</td><td>Di</td><td>scoi</td><td>nne</td><td>ct</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></fff<>	FFF	FF	Di	scoi	nne	ct																							

25.2.6 PSELMISO

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	1	0
ID (Field ID)	A	Α	Α	A	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	A	Α	Α	A	Α	Α	A	A A	A A	Α	Α
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1 1	1	1
ID RW Field Value ID	Val	ue			De	scri	ptic	on																							
Α					Pi	n nı	ımb	er c	onf	iguı	atic	n fo	r SF	Pl m	aste	er M	ISO	sigı	nal												
RW	[0.	.31]			Pi	n nı	ımb	er t	o ro	ute	the	SPI	ma	ster	MIS	50 s	igna	ıl to)												
W	0x	FFFI	FFFF	F	Di	isco	nne	ct																							

25.2.7 **CONFIG**

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		СВА
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW ORDER		Bit order
MSBFIRST	0	Most significant bit shifted out first
LSBFIRST	1	Least significant bit shifted out first
B RW CPOL		Serial clock (SCK) polarity
ACTIVEHIGH	0	Active high
ACTIVELOW	1	Active low
C RW CPHA		Serial clock (SCK) phase
LEADING	0	Sample on leading edge of clock, shift serial data on trailing edge
TRAILING	1	Sample on trailing edge of clock, shift serial data on leading edge



25.2.8 FREQUENCY

Bit number	31 30 29 28	27 26 25 24	23 22 21	20 19 1	8 17 16 15	14 13 1	2 11 10 9 8	3 7 6 5 4 3 2 1 0
ID (Field ID)	A A A A	A A A A	A A A	A A A	A A A	A A A	A A A A	
Reset value	0 0 0 0	0 0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0 0	0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description						
A RW		SPI master da	ta rate					
K125	0x02000000	125 kbps						
K250	0x04000000	250 kbps						
K500	0x08000000	500 kbps						
M1	0x10000000	1 Mbps						
M2	0x20000000	2 Mbps						
M4	0x40000000	4 Mbps						
M8	0x80000000	8 Mbps						



26 I²C compatible Two Wire Interface (TWI)




Figure 55 TWI master's main features

26.1 Functional description

The TWI master is compatible with I²C operating at 100 kHz and 400 kHz. This TWI master is not compatible with CBUS. As illustrated in *Figure 55*, the TWI transmitter and receiver are single buffered.

A TWI setup comprising one master and three slaves is illustrated in *Figure 56*. This TWI master is only able to operate as the only master on the TWI bus.




Figure 56 A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

26.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSELSCL and PSELSDA registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated TWI master signal is not connected to any physical pin. The PSELSCL and PSELSDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 34 on page 134*.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSELSCL	Input	S0D1	Not applicable
SDA	As specified in PSELSDA	Input	S0D1	Not applicable

Table 34 GPIO configuration

26.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI. Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in section 4.2 on page 12 shows which peripherals have the same ID as the TWI.

26.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK/NACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A READY event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the READY event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in *Figure 57 on page 135*. Occurrence 3 in *Figure 57 on page 135* illustrates delayed processing of the READY event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.






Figure 57 The TWI master writing data to a slave.

The TWI master write sequence is stopped when the STOP task is triggered. When the STOP task is triggered, the TWI master will generate a stop condition on the TWI bus.

26.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK/NACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a READY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in *Figure 58 on page 136*. Occurrence 3 in *Figure 58 on page 136* illustrates delayed processing of the READY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.






Figure 58 The TWI master reading data from a slave.

26.6 Master repeated start sequence

Figure 59 on page 136 illustrates a typical repeated start sequence where the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.




Figure 59 A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between



To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

26.7 Registers

Register	Offset	Description
TASKS		
STARTRX	0x000	Start TWI receive sequence
STARTTX	0x008	Start TWI transmit sequence
STOP	0x014	Stop TWI transaction
SUSPEND	0x01C	Suspend TWI transaction
RESUME	0x020	Resume TWI transaction
EVENTS		
STOPPED	0x104	TWI stopped
RXDRDY	0x108	TWI RXD byte received
TXDSENT	0x11C	TWI TXD byte sent
ERROR	0x124	TWI error
ВВ	0x138	TWI byte boundary, generated before each byte that is sent or received
REGISTERS		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
ERRORSRC	0x4C4	TWI error source
ENABLE	0x500	Enable TWI master
PSELSCL	0x508	Pin select for SCL
PSELSDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency
ADDRESS	0x588	Address used in the TWI transfer

Table 35 Register overview



26.7.1 SHORTS

Bit numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	5 4	3	2	1	0
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	В	A
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW	BB_SUSPEND		0				Di	ort- sab abl	le	: be	twe	en E	BB e	vent	an	d SI	JSP	END) tas	k													
B RW	BB_STOP		0				Di	ort- sab abl	le	be	twe	en E	BB e	vent	an	d Sī	ГОР	tas	k														

26.7.2 ERRORSRC

Bit number	31 30 29	26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			СВ-
Reset value	0 0 0	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field	Value ID Value	escription	
B RW ANACK	1	ACK received after sending the address (w	rrite '1' to clear)
C RW DNACK	1	ACK received after sending a data byte (w	rite '1' to clear)

26.7.3 ENABLE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
ID (Field ID)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A	A	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0)
ID RW Field	Value ID	Va	lue			De	scri	pti	on																								
A RW						Er	nabl	e oı	r dis	abl	e TV	VI																					
	DISABLE	0				D	isab	le T	WI																								
	ENABLE	5				Er	nabl	e T\	WI																								

26.7.4 PSELSCL

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	A	A	A	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	A	Α	A	Α	Α	Α	A	A	A	A
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field Value ID	Val	ue			De	scri	ptic	on																								
A					Pir	า ทน	ımb	er o	conf	figu	ratio	on f	or T	WI:	SCL	sig	nal															
RW	[0.	.31]			Pir	า ทน	ımb	er t	o ro	oute	the	TW	/I S0	CL s	igna	al to)															
W	0x	FFF	FFF	F	Di	scoi	nne	ct																								



26.7.5 PSELSDA

Bit number	31	30	29	28 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5	5 4	4 :	3 2	2 1	0
ID (Field ID)	Α .	A	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	A A	Α.	A A	A A	A /	A A	A
Reset value	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1	1 1	l 1	1
ID RW Field	Value ID Valu	ue		D	escri	ptic	on																							
Α				Р	in nı	ımb	er c	onfi	igur	atio	n fo	r TV	VI SI	DA s	sign	al														
RW	[0	31]		Р	in nı	ımb	er t	o ro	ute	the	TW	SD	A sig	gna	l to															
W	0xF	FFF	FFFF	: C	isco	nne	ct																							

26.7.6 RXD

Bit number	31 30 29	27 26 25 24 23 22 21 20 19 1	8 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			AAAAAAA
Reset value	0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description	
A RW		RX data from last transfer	

26.7.7 TXD

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	8	7 6	5	5 4	3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			A <i>A</i>	\ <i>A</i>	\ A	Α	A	Α	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scr	ipti	on																							
A RW						T)	۲ da	ıta f	or n	ext	trar	sfe	r																			

26.7.8 FREQUENCY

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α	Α	Α	A	Α	Α	Α	A
Reset value		0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A RW						T۱	VI n	nast	er c	lock	fre	que	ncy																				
	K100	0>	019	800	00	10	00 kl	bps																									
	K250	0×	400	000	0	25	0 kl	bps																									
	K400	0>	066	800	00	40	00 kl	bps																									



26.7.9 ADDRESS

Bit number	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)			A A A A A A A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value	D Value	Description	
A RW		TWI address	



27 Universal Asynchronous Receiver/Transmitter (UART)




Figure 60 UART configuration

27.1 Functional description

The UART implements support for the following features:

- Full-duplex operation
- · Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in *Figure 60*, the UART uses the TXD and RXD registers directly to transmit and receive data.

27.1.1 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers respectively. If a value of 0xFFFFFFFF is specified in any of these register, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only as long as the device is in ON mode. To secure correct signal levels on the pins use by the UART, when the system is in OFF mode, these pins must therefore be configured in the GPIO peripheral as described in *Table 36*.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 36 GPIO configuration



27.1.2 Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART. Therefore, you must disable all peripherals that share the same ID as the UART before the UART can be configured and used. Disabling a peripheral that shares the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in section 4.2 on page 12 for details on peripherals and their IDs.

27.1.3 Transmission

A UART transmission sequence is started by triggering the STARTTX task. Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event whereupon a new byte can be written to the TXD register. A UART transmission sequence is stopped by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 61*. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 61 UART transmission

27.1.4 Reception

A UART reception sequence is started by triggering the STARTRX task. Bytes that are received will be moved to the RXD register where the CPU can extract them, that is, by reading the register. The RXD register is double buffered, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The UART will generate a RXDRDY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. A UART reception sequence is stopped using the STOPRX task.

When flow control is enabled, the RTS signal will be automatically deactivated as soon as there is only one free byte buffer in the receiver. The RTS signal will first be activated again after both byte buffers have been emptied, that is, read by the CPU. A UART reception sequence is stopped using the STOPRX task. Data bytes



sent on the RXD line after the UART has been stopped will be lost.




Figure 62 UART reception

Figure 62 illustrates a UART reception. As indicated in occurrence 3 and 4, the RXDRDY event associated with byte C is generated first after byte B has been extracted from TXD, and hence byte C has been moved from RXD-1 to RXD. Byte M will be lost.

27.1.5 Parity configuration

When parity is enabled, the parity bit can be generated automatically from the odd parity of TXD, or alternatively the parity bit can be specified explicitly in the TXPARITY register.

27.1.6 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low '0' for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

27.1.7 Using the UART without flow control

If flow control is not enabled the interface will behave as if the CTS and RTS lines are kept active all the time.



27.2 Registers

Register	Offset	Description
TASKS		
STARTRX	0x000	Start UART receiver
STOPRX	0x004	Stop UART receiver
STARTTX	800x0	Start UART transmitter
STOPTX	0x00C	Stop UART transmitter
EVENTS		
RXDRDY	0x108	Data received in RXD
TXDRDY	0x11C	Data sent from TXD
ERROR	0x124	Error detected
REGISTERS		
INTENSET	0x304	Interrupt enable set register
INTENCLR	0x308	Interrupt enable clear register
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable and acquire IOs
PSELRTS	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
PSELCTS	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

 Table 37
 Register overview



27.2.1 ERRORSRC

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4	3 2	2 1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	D (C E	ВА
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0 (0	0
ID RW Field Value ID	Valu	ue			Des	scrip	otio	n																						
A OVERRUN							ın e : bit			ved	whi	le th	ne p	revi	ous	data	a sti	ll lie	s in	RXE). (P	revio	ous	dat	a is	lost	t.)			
R	0				No	ot oc	curi	red																						
R	1				Oc	curi	red																							
W	1				Cle	ear																								
B PARITY						-	erro acte		ith l	oad	par	ity is	s rec	eive	ed, i	f HV	V ра	rity	che	ck i	s en	able	d.							
C FRAMING					А١	valic	ng e I sto been	рb	it is	not		ecte	ed o	n th	e se	erial	data	a inį	out a	afte	r all	bits	in a	a ch	ara	cter				
D BREAK					Th	e se		data	a inp					_		n the		_						he (dat	a				

27.2.2 **ENABLE**

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 '	1 0
ID (Field ID)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A A	4 A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
ID RW Field	Value ID	Va	lue			De	scri	ipti	on																							
A RW						Er	nabl	e or	dis	abl	e UA	ART																				
	DISABLE	00	00			Di	isab	le U	JAR1	Γ																						
	ENABLE	10	00			Er	nabl	e U	ART																							

27.2.3 PSELRTS

Bit number	:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	A	Α	Α	Α	Α	Α	Α.	Α.	A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ID	Val	ue			De	scri	ptic	on																								
Α						Pi	n nı	ımb	er c	onf	iguı	ratic	n fo	or U	ART	RTS	sig	nal															
RW		[0	.31]			Pi	n nı	ımb	er t	o ro	ute	the	UAI	RT R	TS s	sign	al to)															
W		0xl	FFFI	FFFF	F	Di	sco	nne	ct																								



27.2.4 PSELTXD

Bit num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID (Field	ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	A	A	A	Α	Α	A A	۱ A	Α
Reset va	lue		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l 1	1
ID RW	Field	Value ID	Val	lue			De	scri	ptic	n																							
Α							Pi	n nu	ımb	er c	onfi	gur	atio	n fo	r UA	RT.	TXC) sig	nal														
RW			[0.	31]			Pi	n nu	ımb	er t	o ro	ute	the	UAF	RT T	XD s	ign	al to)														
W			0x	FFF	FFFF	F	Di	scoi	nne	ct																							

27.2.5 PSELCTS

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 '	1	D
ID (Field ID)		Α	A	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	A	A A	Α ,	A
Reset value		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1	1
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
Α						Pi	า ทเ	ımb	er c	onf	igur	atic	n fo	r U	٩RT	CTS	S sig	nal															
RW		[0	31]			Pi	า ทเ	ımb	er t	o ro	ute	the	UAI	RT C	TS s	sign	al to)															
W		0x	FFF	FFFI	F	Di	sco	nne	ct																								

27.2.6 PSELRXD

Bit number	31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 !	5 4	4 :	3 2	2 1	0
ID (Field ID)	Α /	A .	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	A /	A .	A A	A A	Α
Reset value	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1 '	1 1	1	1 '	1	1
ID RW Field Value ID	Valu	ıe			De	scri	ptic	n																							
Α					Pir	n nu	ımb	er c	onfi	gur	atio	n fo	r UA	RT I	RXD	sigi	nal														
RW	[03	31]			Pir	n nu	ımb	er to	ro	ute	the	UAF	RT R	XD s	ign	al to)														
W	0xF	FFF	FFF	F	Di	scor	nne	ct																							

27.2.7 RXD

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 :	7 6	5 5	5 4	1 3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- ,	A /	۱,	4 4	A A	Α	Α	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																							
A R						RX	(da	ta re	ecei	ved	in p	revi	ious	tra	nsfe	rs, c	lou	ble	buff	ere	d											



27.2.8 TXD

Bit number	3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID (Field ID)	-	•	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	Α	Α	Α	Α	Α.	A	4
Reset value	(ס	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ()
ID RW Field	Value ID \	Val	ue			De	scri	ptic	n																								
A W						TX	da	ta to	be	tra	nsfe	erre	d, do	oub	le b	uffe	red																

27.2.9 BAUDRATE

ID (Field ID) A A A A A A A A A A A A A A A A A A A
ID RW Field Value ID Value Description A RW Baud-rate BAUD1200 0x0004F000 1200 baud
A RW Baud-rate BAUD1200 0x0004F000 1200 baud
BAUD1200 0x0004F000 1200 baud
BAUD2400 0x0009D000 2400 baud
BAUD4800 0x0013B000 4800 baud
BAUD9600 0x00275000 9600 baud
BAUD14400 0x003B0000 14400 baud
BAUD19200 0x004EA000 19200 baud
BAUD28800 0x0075F000 28800 baud
BAUD38400 0x009D5000 38400 baud
BAUD57600 0x00EBF000 57600 baud
BAUD76800 0x013A9000 76800 baud
BAUD115200 0x01D7E000 115200 baud
BAUD230400 0x03AFB000 230400 baud
BAUD250000 0x04000000 250000 baud
BAUD460800 0x075F7000 460800 baud
BAUD1M 0x10000000 1 megabaud



27.2.10 CONFIG

Bit	numl	ber		31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2 1	1 0
ID	(Field	ID)		-	-	-	-			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	D	C I	3 A
Re	set va	lue		0	0	0	0	0 ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0 (0 0
ID	RW	Field	Value ID	Va	lue			Des	crip	ptio	n																						
Α	RW	HWFC						Har	dw	are	flov	w co	ntro	ol																			
				0				Disa	bl	ed																							
				1				Ena	ble	ed																							
В	RW	PARITY						Pari	ty																								
				0				Exc	ud	le pa	arit	y bit	:																				
				1				Incl	ud	e pa	arity	y bit																					
C	RW	RXPARITY						Con	fig	jurat	tior	n of	pari	ty b	it us	ed	in re	ecep	otior	า													
			MANUAL	0				9 th	bit	rece	eive	ed is	sav	ed i	in RX	(PAI	RITY	′ rec	giste	er													
			AUTO	1				9 th	bit	rece	eive	ed is	cor	npa	red	to a	par	rity	gen	erat	ed f	rom	the	e 8 f	irst l	bits	S						
D	RW	TXPARITY						Cor	fig	jurat	tior	n of	pari	ty u	sed	in t	rans	mis	sior	1													
			MANUAL	0				9 th	bit	trar	nsm	nitte	d is	tak	en fr	om	the	TXI	PARI	ITY r	egi	ster											
			AUTO	1				9 th	bit	trar	nsm	nitte	d is	par	ity b	it g	ene	rate	d fr	om t	the	8 fir	st b	its									



28 Quadrature Decoder (QDEC)




Figure 63 Quadrature decoder configuration

28.1 Functional description

The Quadrature Decoder (QDEC) can be used for decoding the output of an off-chip quadrature encoder. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- Optional input debounce filters.
- Optional LED output signal for optical encoders.

28.1.1 Pin configuration

The different signals: Phase A, Phase B, and LED, are mapped to physical pins according to the configuration specified in the PSELA, PSELB, and PSELLED registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSELA, PSELB, and PSELLED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in *Table 38 on page 150* prior to enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

QDEC signal	QDEC pin	Direction	Output value
Phase A	As specified in PSELA	Input	Not applicable
Phase B	As specified in PSELB	Input	Not applicable
LED	As specified in PSELLED	Input	Not applicable

Table 38 GPIO configuration

28.1.2 Sampling and decoding

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms; phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in *Table 39*.

Previou (n - 1)	s sample pair	Curren sample (n)	_	SAMPLE register	ACC operation	ACCDBL operation	Description
A	В	Α	В				
0	0	0	0	0	No change	No change	No movement
		0	1	1	Increment	No change	Movement in positive direction
		1	0	-1	Decrement	No change	Movement in negative direction
		1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
		0	1	0	No change	No change	No movement
		1	0	2	No change	Increment	Error: Double transition
		1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
		0	1	2	No change	Increment	Error: Double transition
		1	0	0	No change	No change	No movement
		1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
		0	1	-1	Decrement	No change	Movement in negative direction
		1	0	1	Increment	No change	Movement in positive direction
		1	1	0	No change	No change	No movement



Table 39 Quadrature decoder input decoding

28.1.3 LED output

The LED output follows the sample period and the LED is switched on a given period prior to sampling and switched off immediately after the inputs are sampled. The period the LED is switched on prior to sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing 0xFFFFFFFF to the PSELLED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

28.1.4 Debounce filters

Each of the two phase inputs have digital debounce filters. When enabled, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

Note: The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

28.1.5 Accumulators

The quadrature decoder contains two the accumulator registers ACC and ACCDBL that accumulates valid motion sample values and the number of detected invalid samples (double transitions), respectively.

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause the an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

28.1.6 Output/input pins

The QDEC uses a 3 pin interface to the off-chip quadrature encoder.



These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC is selected using the PSELn registers.

28.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Task starting the quadrature decoder. When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.
STOP	0x004	Task stopping the quadrature decoder.
READCLRACC	0x008	Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done automatically.
EVENTS		
SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register.
REPORTRDY	0X104	Event being generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register does not equal 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).
ACCOF	0X108	ACC or ACCDBL register overflow.
REGISTERS		
SHORTS	0x200	Shortcut register.
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
ENABLE	0x500	ADC enable.
LEDPOL	0x504	ADC configuration.
SAMPLEPER	0x508	ADC conversion result.
SAMPLE	0X50C	Motion sample value.
REPORTPER	0X510	Number of samples to be taken before a REPORTRDY event is generated.
ACC	0X514	Register accumulating the valid transitions.
ACCREAD	0X518	Snapshot of the ACC register updated by the READCLRACC task.
PSELLED	0X51C	GPIO pin number to be used as LED output.
PSELA	0X520	GPIO pin number to be used as Phase A input.
PSELB	0X524	GPIO pin number to be used as Phase B input.
DBFEN	0X528	Enable input debounce filters.
LEDPRE	0X540	Time period the LED is switched ON prior to sampling.
ACCDBL	0X544	Register accumulating the number of detected double transitions.
ACCDBLREAD	0X548	Snapshot of the ACCDBL.



28.2.1 Shorts

В	it nun	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' 6	5	4	3	2	1 0
IC	(Fiel	d ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	-	- 1	ВА
R	eset v	alue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0
IC	RW	Field	Value ID	Va	lue			De	scri	ipti	on																						
A	A RW	REPORTRDY_ READCLRACC	Disable Enable	0				Sh	ort	REF	POR	TRD	Y ev	/ent	t to	REA	DCI	_RA	CC t	ask.													
E	B RW	SAMPLERDY_ STOP	Disable Enable	0				Sh	ort	SAI	MPL	ERC	Y e	ven	t to	STC	P ta	ısk.															

28.2.2 **ENABLE**

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		A
Reset value	0 0 0 0	0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW VAL		Enable the quadrature decoder. When enabled, the decoder pins will be active. When disabled, the quadrature decoder pins are not active and can be used as GPIO.
DISABLE	0	
ENABLE	1	

28.2.3 LEDPOL

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	Α
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
ID RW Field Value ID	Va	lue			De	scri	ptic	on																							
A RW					LE	Dο	utp	ut p	olai	rity.																					
ACTIVELOW	0				LE	D a	ctiv	e or	ou	tpu	t pir	ı lov	Ν.																		
ACTIVEHIGH	1				LE	D a	ctiv	e or	ou	tpu	t pir	n hig	gh.																		



28.2.4 SAMPLEPER

Bit number	31 3	30 2	29	28 2	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	' 6	5	4	3	2	1 0
ID (Field ID)		-	•			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	Α.	A A
Reset value	0 0) (0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 0
ID RW Field Value ID	Valu	e)es	crip	otio	n																						
A RW VAL					San	npl	е ре	erio	d. Tl	he S	AM	PLE	regi	ster	wil	l be	upc	late	d fo	r ev	ery	new	saı	npl	e.					
128_US	0				128	βµs																								
256_US	1				256	5 μs																								
512_US	2				512	2 μs																								
1024_US	3				102	24 μ	IS																							
2048_US	4				204	18 µ	ıs																							
4096_US	5				409	96 µ	IS																							
8192_US	6				819	92 μ	ıs																							
16384_US	7				163	884	μs																							

28.2.5 **SAMPLE**

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	5 4	3	2	1	0
ID (Field ID)	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	A	A	Α	Α.	A A	A A	۹ A	Α	A	Α	Α
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0
ID RW Field Value ID	Va	lue			De	scri	pti	on																							
A R	(12)		La	st n	noti	on :	sam	ple.																					
					m	otic	n.							alue trai			ne si	ign	give	es th	ie di	irect	tior	n of	th	e					



28.2.6 REPORTPER

Bit number	31 30 29	8 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID (Field ID)		A A A
Reset value	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID RW Field Value ID	Value	Description
A RW VAL		Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY event can be generated. The report period in µs is given as: RPUS = SP * RP Where RPUS is the report period in [µs/report SP is the sample period in [µs/sample] specified in SAMPLEPER RP is the report period in [samples/report] specified in REPORTPER
10_SMPL	0	10 samples/report
40_SMPL	1	40 samples/report
80_SMPL	2	80 samples/report
120_SMPL	3	120 samples/report
160_SMPL	4	160 samples/report
200_SMPL	5	200 samples/report
240_SMPL	6	240 samples/report
280_SMPL	7	280 samples/report

28.2.7 ACC

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6	5 4	4	3	2	1 0
ID (Field ID)	А	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	A	Α	Α /	Α.	A	A	Α.	A	A A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0 0
ID RW Field	Value ID Va	lue			De	scri	ptic	n																							
A R	(-	1024	110	23)	RE	NC cum	(in t	the Steed	SAN in t	IPLE his r	reg	jiste ster.	r). C	ouk	ole t	rans										ie					
							•	e th						_												ed,	th	e			
					Th	ie A	CC ı	egis	ter	is cl	eare	d b	y tri	gge	ring	g the	e RE	ADO	CLRA	ACC	task	ζ.									



28.2.8 ACCREAD

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	A	A	Α	Α	Α	Α	Α	Α	Α	Α
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																								
A R		(-1	024	10	23)	Sr	naps	hot	of t	the	ACC	reg	jiste	r.																			
											giste											_											

28.2.9 PSELLED

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 1	0
ID (Field ID)	Α	A	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α	A	A	Α.	Α.	A A	A /	A <i>A</i>	۱ A	A
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 '	1 1	l 1	1	1
ID RW Field Value ID	Val	lue			De	scri	ptic	on																							
A RW	(0.	31)					•		nbe outp		be	use	d as	LEC	Ο ου	ıtpı	ıt. W	/riti	ng t	the	valu	e 0	xFF	FF	FFF	F۱	will				

28.2.10 PSELA

Bit number	3	1 :	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID (Field ID)	ı	١.	Α.	A	A	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	A	Α	A	Α	A	Α	Α	Α	A	Α	A	A	A	Α	Α	A	A
Reset value	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID RW Field	Value ۱ ID	/alu	ıe			De	scri	iptio	on																								
A RW		(03	31)					•		nbe npu	r to	be ı	usec	d as	Pha	se A	inp	out.	Wri	ting	the	e va	lue	0xF	FF	FFI	FF	w	ill				

28.2.11 PSELB

Bit number	31 30 29 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	3 2 1 0
ID (Field ID)	A A A	A A A A A A A A A A A A A A A A A A A	4 A A A
Reset value	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1111
ID RW Field Value ID	Value	Description	
A RW	(031)	GPIO pin number to be used as Phase B input. Writing the value 0xFFFFFFF will disable this input.	

28.2.12 LEDPRE

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	2 1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Α	A	A.	Α.	A /	A /	۱ /	A A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0 (
ID RW Field	Value ID	Va	lue			De	scri	ptic	on																							
A RW		(0	51	1)		Pe	rio	d in	μs t	he L	.ED	is s\	witc	hed	on	pri	or to	sar	mpl	ing.												



28.2.13 DBFEN

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
ID (Field ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	A
Reset value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
ID RW Field	Value ID	Val	lue			De	scri	ipti	on																							
A RW						Er	nabl	e in	put	del	oou	nce	filte	rs.																		
		0				Di	isab	le																								
		1				Er	nabl	e																								

28.2.14 ACCDBL

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 !	5 4	3	2	1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					Α	Α	A	Α
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0
ID RW Field Value ID	Val	ue			De	scri	pti	on																							
A R	(0	.15)			(S W ill Aı	AMI hen egal	thi I tra	= 2 s reinsit). giste ions evei	er h s wi nt (/	as re	each op. OF)	ned will	its n	nax gen	imu iera	m va	alue	e the	e ac	cum ole o	nula r ille	tior ega	n of	do	oub					
																			ue w C tas		reac	nea	•								

28.2.15 ACCDBLREAD

Bit number	31 30	29 28	27 26	5 25 2	4 23	22	21 2	0 19	18	17 1	6 1	14	13	12	11	10	9	8 7	6	5	4	3	2 '	1 0
ID (Field ID)					-	-			-	-		-	-	-	-	-	-		-	-	-	A	A /	A A
Reset value	0 0	0 0	0 0	0 0	0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0 (0 0
ID RW Field \	Value ID Value		Desci	ription																				
A R	(015))	Snap	shot o	the A	ACCE	DBL re	egiste	r.															
			This	field is	updat	ted v	vhen	the R	EAD	CLRA	CC ta	sk is	trig	gere	ed.									



29 Analog to Digital Converter (ADC)




Figure 64 Analog to Digital converter

29.1 Functional description

29.1.1 Configuration

All parameters such as input selection, reference selection, resolution, pre-scaling etc. are configured using the CONFIG register.

Note: It is not allowed to configure the ADC during an on-going ADC conversion (ADC busy).

29.1.2 Usage

An ADC conversion is started by using the START task, either by writing the task register directly from the CPU or by triggering the task through the PPI.

During sampling the ADC will enter a busy state. The ADC busy/ready state can be monitored via the BUSY register.

When the ADC conversion is completed, an END event will be generated and the result of the conversion can be read from the RESULT register.

When the ADC conversion is completed, the ADC analog electronics power down to save power.

29.1.3 One-shot / continuous operation

The ADC itself only supports one-shot operation, this means every single conversion has to be explicitly started using the START task.

However, continuous ADC operation can be achieved by continuously triggering the START task from, for example, a timer through the PPI.



29.1.4 Pin configuration

The user can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as input for the ADC. See the device product specification for more information about which analog pins are available on a particular device. The selected analog pin will be acquired by the ADC when it is enabled through the ENABLE register, see *chapter 13 on page 52* for more information on how analog pins are selected.

29.1.5 Shared resources

The ADC shares registers and other resources with peripherals that have the same ID as the ADC. The user must therefore disable all peripherals that have the same ID as the ADC before the ADC can be configured and used. Therefore, it is important to configure all relevant ADC registers explicitly to secure that it operates correctly.

The Instantiation table in section 4.2 on page 12 shows which peripherals have the same ID as the ADC.

29.2 Registers

Register	Offset	Description
TASKS		
START	0x000	Start a new ADC conversion.
STOP	0x004	Stop ADC.
EVENTS		
END	0x100	An ADC conversion is completed.
REGISTERS		
INTENSET	0x304	Interrupt enable set register.
INTENCLR	0x308	Interrupt enable clear register.
BUSY	0x400	ADC busy (conversion in progress).
ENABLE	0x500	Enable ADC. When enabled, the ADC will acquire access to the analog input pins specified in the CONFIG register.
CONFIG	0x504	ADC configuration.
RESULT	0x508	Result of the previous ADC conversion.

Table 40 Register overview

29.2.1 BUSY

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 '	1 0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		- А
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
ID RW Field Value II	Val	lue			De	scri	ptic	on																							
A R																															
	0				ΑC	OC is	rea	ady.	No	ong	oing	g co	nve	rsio	n.																
	1				ΑC	OC is	s bu	sy. (Conv	/ersi	on i	in p	rogr	ess.																	



29.2.2 **ENABLE**

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4	3 :	2 1	0
ID (Field ID)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- A	A
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 (0	0
ID RW Field Value ID	Va	lue			De	scr	ipti	on																							
	··				-																										
A RW VAL	· ·						. .																								
	0							ble	d.																						



29.2.3 CONFIG

Bit n	numbe	er		31 30	29	28	27	26 2	25 2	4 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	7 6	5 4	3	2 1 (0
ID (F	ield II	D)			-	-	-		-	-	-	-	-	-	-	Ε	Ε	D	D	D	D	D	D	D	D -	. c	СВ	В	ВА	A
Rese	et valu	ıe		0 0	0	0	0	0 0	0	C	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 0	0	00	0
ID	RW	Field	Value ID	Value			De	scrip	tion																					
Α	RW	RES					Α[OC res	olut	ion	١.																			
			8_BIT	0			81	bit																						
			9_BIT	1			91	bit																						
			10_BIT	2			10) bit																						
В	RW	INPSEL					Αſ	DC inp	out s	ele	ction.																			
			AIN_NO_ PS	0			Ar	nalog	inpu	ıt p	in spe	cifie	d by	· CC	NFI	G.PS	SEL	with	no	pre	sca	ling								
			AIN_ 2_3_PS	1			Ar	nalog	inpu	ıt p	in spe	cifie	d by	CC	NFI	G. P	SEL	witl	h 2/	3 pr	esc	alin	g.							
			AIN_ 1_3_PS	2			Ar	nalog	inpu	ıt p	in spe	cifie	d by	CC	NFI	G. P	SEL	witl	h 1/	3 pr	esc	aling	g.							
			VDD 2_3_PS	5			VE	DD wi	th 2/	/3 p	rescal	ing.																		
			VDD 1_3_PS	6			VE	DD wi	th 1/	/3 p	rescal	ing.																		
C	RW	REFSEL					Α[OC ref	eren	ice	select	ion																		
			VBG	0			Us	se inte	ernal	1.2	2 V baı	nd g	ap re	efer	enc	e.														
			EXT	1			Us	se ext	erna	l re	ferenc	e sp	ecifi	ed	by (ON	CFI	G EX	TRE	FSE	L.									
			VDD_1_2 _PS	2				se VDI 6V).	D wit	th 1	I/2 pre	esca	ling.	(Or	nly a	ppli	icab	le w	her	ı VD	D is	in t	the	ranç	је 1	1.7\	/ –			
			VDD_1_3 _PS	3				se VDI 6V).	D wit	th 1	I/3 pre	escal	ling.	(Or	nly a	ppli	icab	le w	her	ı VD	D is	in t	the	ranç	je 2	2.5\	/ –			
D	RW	PSEL					Se	elect p	in to	b be	e used	as A	ADC	inp	ut p	in.														
			DISABLE	0			Ar	nalog	inpu	ıt p	ins dis	able	ed.																	
			AIN0	1			Us	se AIN	IO as	ana	alog ir	nput																		
			AIN1	2			Us	se AIN	l1 as	ana	alog ir	nput	•																	
			AIN2	4			Us	se AIN	l2 as	ana	alog ir	nput																		
			AIN3	8			Us	se AIN	l3 as	ana	alog ir	nput	•																	
			AIN4	16			Us	se AIN	l4 as	ana	alog ir	nput																		
			AIN5	32			Us	se AIN	l5 as	ana	alog ir	nput																		
			AIN6	64							alog ir	•																		
			AIN7	128							alog ir																			
Е	RW	EXTREFSEL									nce pi																			
			NONE	0							ce inp				d.															
			AREF0	1							nalog																			
			AREF1	2			Us	se ARI	EF1 a	as a	nalog	refe	renc	e.																



29.2.4 RESULT

Bit numb	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	2 '	1 0	,
ID (Field	ID)		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A	A	Α	A i	A /	A /	۱ /	A /	A A	
Reset va	lue		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (D (o c	,
ID RW	Field	Value ID	Va	lue			De	scri	ptic	on																								
A R			[0	102	23]		A[th sig	OC c e sa gnal	onv mp	the presided and the present t	on. [.] anal ult v	The og i ⁄alu	resu npu e wi	ult v it sig II be	alue gnal e set	is r is e to t	elat qua :he r	ive t I to nax	to th or g imu	ne so reat m (l	elec ter t imit	ted han ted l	AD(the	C re AD he s	fere C r ele	enc efe cte	e ir ren ed A	npu nce NDC	ut. lí I bit	f				



Appendix A: SoftDevice architecture

Figure 65 is a block diagram of the nRF51 series software architecture including the standard ARM® CMSIS interface for nRF51 hardware, profile and application code, application specific peripheral drivers, and a firmware module identified as a SoftDevice.

A SoftDevice is precompiled and linked binary software implementing a wireless protocol. While it is software, application developers have minimal compile-time dependence on its features. The unique hardware and software supported framework, in which it executes, provides run-time isolation and determinism in its behavior. These characteristics make the interface comparable to a hardware peripheral abstraction with a functional, programmatic interface.

The SoftDevice Application Program Interface (API) is available to applications as a high-level programming language interface, for example, a C header file.




Figure 65 Software architecture block diagram

A SoftDevice consists of three main components:

- 1. SoC Library API for shared hardware resource management (application coexistence).
- 2. SoftDevice manager SoftDevice management API (enabling/disabling the SoftDevice, etc.).
- 3. Protocol stack Implementation of protocol stack and API.

When the SoftDevice is disabled, only the SoftDevice Manager API is available for the application. For more information about enabling/disabling the SoftDevice, see the Softdevice enable and disable section *on page 171*.



SoC library

The SoC library provides functions for accessing shared hardware resources. The features of this library will vary between implementations of SoftDevices so detailed descriptions of the SoC library API are made available with the Software Development Kits (SDK) specific to each SoftDevice. The following is a summary of common components in the library.

Component	Description
NVIC	Wrapper functions for the CMSIS NVIC functions provided by ARM®. Note: To ensure reliable usage of the SoftDevice you must use the wrapper functions when the SoftDevice is enabled.
MUTEX	Disabling interrupts shall not be done while the SoftDevice is enabled. Mutex functions have been implemented to provide safe regions.
RAND	Random number generator - hardware sharing between SoftDevice and application.
POWER	Power management - Functions for power management.
CLOCK	Clock management – Functions for managing clock sources.
PPI	Safe PPI access to dedicated Application PPI channels.
PWR_MNG	Power management support (not a full implementation) for the application.

SoftDevice Manager

The SoftDevice Manager (SDM) API implements functions for controlling the state of the SoftDevice enabled/disabled. When enabled, the SDM configures low frequency clock (LFCLK) source, interrupt management and the embedded protocol stack.

Detailed documentation of the SDM API is made available with the Software Development Kits (SDK) specific to each SoftDevice.

Protocol stack

The major component in each SoftDevice is a wireless protocol stack providing abstract control of the RF transceiver features for wireless applications. For example, fully qualified *Bluetooth* low energy and ANT™ protocols layers may be implemented in a SoftDevice to provide application developers with an out-of-the-box solution for applications using standard 2.4 GHz protocols.

Application Program Interface (API)

In addition, to a Protocol API enabling wireless applications, there is a nRF API that supports both the SoftDevice manager and the SoC library. The nRF API is consistent across SoftDevices in the nRF51 range of ANT™ and *Bluetooth* products for code compatibility.

The SoftDevice API is implemented using thread-safe Supervisor Calls (SVC). All application interaction with the stack and libraries is asynchronous and event driven. From the application this looks like regular functions, but no compiling or linking is required. All SVC interface functions will be provided through header files for the SDM, SoC Library, and protocol(s).

SVC calls are conceptually software triggered interrupts with a procedure call standard for parameter passing and return values. Each API call generates an interrupt allowing single-thread API context and SoftDevice function locations to be independent from the application perspective at compile-time. SoftDevice API functions can only be called from lower interrupt priority when compared to the SVC priority. See the Exception (interrupt) management with a SoftDevice section *on page 167*.



Memory isolation and run-time protection

SoftDevice program and data memory are sandboxed³ to prevent SoftDevice program corruption by the application ensuring robust and predictable performance.

Program memory and RAM are divided into two regions using registers. Region 0 is occupied by the SoftDevice while Region 1 is available to the application.

Code regions are defined when programming a SoftDevice by setting a register defining program code length. RAM regions are defined at run-time when the SoftDevice is enabled. See *Figure 66* for an overview of regions.




Figure 66 Memory region designation

The SoftDevice uses a fixed amount of flash (program) memory and a variable amount of RAM depending on its state. The flash and RAM usage is specified by size (kilobytes or bytes) and the CODE_R1_BASE and RAM_R1_BASE addresses which are the usable base addresses of Application code and RAM respectively. Application code must have base address CODE_R1_BASE while the Application RAM must be allocated between RAM_R1_BASE and the top of RAM, excluding the allocation for the call stack and heap.

Example Application program code address range:

 $CODE_R1_BASE = Program \le SizeOfProgMem$

^{3.} A sandbox is a set of access rules for memory imposed on the user.



Example Application RAM address range assuming call stack and heap location as shown in:

 $RAM_R1_BASE \le RAM \le (0x2000\ 0000 + SizeOfRAM) - (Call Stack + Heap)$

Sandboxing protects region 0 memory. Region 0 program memory cannot be read, written, or erased⁴ at runtime. Region 0 RAM cannot be written to by an application at runtime. Violation of these rules, for example an attempt to write to the protected Region 0 memory, will result in a system Hard Fault as defined in the ARM® architecture. There are debugger restrictions applied to these regions which are outlined in *chapter 8 on page 25* that do not affect execution.

When the SoftDevice is disabled the whole of RAM is available to the application. In the context of an enabled SoftDevice however, lower address space of RAM will be "consumed" by the SoftDevice and be marked as write protected.

It is important to note that when the SoftDevice is disabled, the RAM previously used by the application will not be restored. In practice, the application will in many cases want to specify its RAM region from the protected memory length until the end of RAM. This is to make application development easy without having to think about what data to put where.

Note:

- The call stack is conventionally located by the initial value of Main Stack Pointer (MSP) at the top address of RAM.
- By default RAM1 block is OFF in System ON-mode. If the MSP initial value defined in the application vector table is in the RAM1 block, the RAM block will be enabled before the application reset vector is executed.
- Do not change the value of MSP dynamically (i.e. never set the MSP register directly).
- RAM located in the SoftDevice's region will be scrambled once the SoftDevice is enabled.
- The RAM scrambled by the SoftDevice will not be recovered on SoftDevice disable.

Call stack

The call stack is defined by the application. The main stack pointer (MSP) gets initialized on reset to the address specified by the application vector table entry 0. The application may, in its reset vector, configure the CPU to use the process stack pointer (PSP) in thread mode. This configuration is optional but may be used by an operating system (OS), for example, to isolate application threads and OS context memory. The application programmer must be aware that the SoftDevice will use the MSP as it is always executed in exception mode.

In configurations without an OS, the main stack grows down and is shared with the nRF51 SoftDevice. The Cortex-M0 has no hardware for detecting stack overflow, and the application is responsible for leaving enough space both for the application itself and the nRF51 SoftDevice stack requirements.

It is customary, but not required, to let the stack run downwards from the upper limit of RAM Region 1.

 $^{4. \}quad \text{An exception is via the Erase All feature which removes all program code from a device.} \\$






Figure 67 Call stack location example

With each release of a nRF51 SoftDevice its maximum (worst case) call stack requirement is specified, see the SoftDevice specification for more information. The SoftDevice uses the call stack when LowerStack or UpperStack events occur. These events are asynchronous to the application so the application programmer must reserve call stack for the application in addition to the call stack requirement for the SoftDevice.

Heap

At this time there is no heap required by nRF51 SoftDevices. The application is free to allocate and use a heap without disrupting the function of a SoftDevice.

Peripheral run-time protection

To prevent the application from accidentally disrupting the protocol stack in any way, the application sandbox also protects SoftDevice peripherals. As with program and data memory protection, an attempt to perform a write to a protected peripheral will result in a Hard Fault. Protected peripheral registers are readable by the application, but a write will cause a Hard Fault. Note that peripherals are only protected while the SoftDevice is enabled, otherwise they are available to the application. See the SoftDevice specification for an overview of the peripherals that are restricted by the SoftDevice.

Exception (interrupt) management with a SoftDevice

To implement Service Call (SVC) APIs and ensure that embedded protocol real-time requirements are met independent of application processing, the SoftDevice implements an exception model for execution as shown in *Figure 68 on page 168*. Care must be taken when selecting the correct interrupt priority for application events according to the guidelines that follow. The NVIC API to the SoC Library supports safe configuration of interrupt priority from the application.

The Cortex-M0 processor has four configurable interrupt priorities ranging from 0 to 3 (with 0 being highest priority). On reset, all interrupts are configured with the highest priority (0).



The highest priority (LowerStack) is reserved by the SoftDevice to service real-time protocol timing requirements and thus must remain unused by the application programmer. The SoftDevice also reserves priority 2 (UpperStack (SVC) priority). This priority is used by higher level, deferrable, SoftDevice tasks and the API functions executed as SVC interrupts (see Interface section *on page 164*).

The application provides two configurable priorities, App(H) and App(L), in addition to the background level - main.




Figure 68 Exception model

As seen from the figure, App(H) is located between the two priorities reserved by the SoftDevice. This enables a low-latency application interrupt in order to support fast sensor interfaces. The App(H) will only experience latency from interrupts in the LowerStack priority, while App(L) can experience latency from LowerStack, App(H) and UpperStack context interrupts.






Figure 69 SoftDevice exception examples

Interrupt forwarding to the application

At the lowest level, the SoftDevice Manager receives all interrupts regardless of enabled state. When the SoftDevice is enabled, some interrupt numbers are reserved for use by the protocol stack implemented in the SoftDevice and any handler defined by the application will not receive these interrupts. The reserved interrupts directly correspond to the hardware resource usage of the SoftDevice which can be found in the corresponding SoftDevice Specification. For example, if a SoftDevice (or embedded protocol stack) requires the exclusive use of a peripheral "TIMERO", that peripheral's interrupt handler can be implemented in the application, but will not be executed while the SoftDevice is enabled.

All interrupts corresponding to hardware peripherals not used by the SoftDevice are forwarded directly to the application defined interrupt handler. For the SoftDevice Manager to locate the application interrupt vectors, the application must define its interrupt vector table at the bottom of code Region 1 (see *Figure 70 on page 170*). In a majority of toolchains, the base address of the application code is positioned after the top address of the SoftDevice. Then, the code can be developed as a standard ARM® CortexTM-M0 application project with the compiler tool creating the interrupt vector table as normal.



Figure 70 System and application interrupt vector tables

SVC interrupt is handled by SoftDevice manager and the SVC number inspected. If equal or greater than 0x10, the interrupt is processed by the SoftDevice. Values below 0x10 cause the SVC to be forwarded to the application. This allows the application to make use of a range of SVC numbers for its own purpose, for example, for an RTOS.

Note: While the Cortex™-M0 allows each interrupt to be assigned to an IRQ level 0 to 3, the priorities of the interrupts reserved by the SoftDevice cannot be changed. This includes the SVC interrupt. Handlers running at Application High level have neither access to SoftDevice functions nor to application specific SVCs or RTOS functions running at Application Low level.

If the SoftDevice is not enabled, all interrupts are immediately forwarded to the application specified handler. The exception to this is that SVC interrupts with an SVC number above or equal to 0x10 are not forwarded.

Events - SoftDevice to application

Software triggered interrupts in reserved IRQ slots are used to signal events from SoftDevice to application. For details on this technique and how to implement handling of these events, refer to the Software Development Kit (SDK) for your device.




SoftDevice enable and disable

Before enabling the SoftDevice, you cannot use any capabilities of the SoftDevice. This extends to the use of the SoC library and protocol stack functions. All of the chip's resources are freely available to the application, with some exceptions:

- SVC numbers 0x10 to 0xFF are reserved.
- SoftDevice program memory is reserved.

Once the SoftDevice has been enabled, more restrictions apply:

- · Some RAM will be reserved.
- Some peripherals will be reserved.
- Some of the peripherals that are reserved will have a SoC library interface.
- Interrupts will not arrive in the application for reserved peripherals.
- The reserved peripherals are reset upon SoftDevice disable.
- nrf_nvic_ functions must be used instead of CMSIS NVIC_ functions for safe use of the SoftDevice.
- Maximum interrupt latency will be determined by the SoftDevice .



Power management

While the SoftDevice is disabled, the application must implement power management at the highest level. After a SoftDevice is enabled, the POWER peripheral will be protected. This means that all interactions with the POWER peripheral must happen through the SoC Library Power API. This API provides an interface for turning on/off peripherals and checking the power status of peripherals that are not protected by the SoftDevice. The application will also have the ability to set the other registers in the peripheral and put the chip in system OFF.



Error handling

All SoftDevice API functions return an error code on success and failure.

Hard Faults are triggered if an application attempts to access memory contrary to the sandbox rules or peripheral configurations at runtime.

An assertion mechanism through a registered callback can indicate fatal failures in the SoftDevice to the application.