ECE380 Digital Logic

VHDL for Sequential Circuits

Electrical & Computer Engineering

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-1

Dr. D. J. Jackson Lecture 30-2

Using a D flip-flop package

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY altera;
USE altera.maxplus2.all;
ENTITY flipflop IS
   PORT ( D, Clock : IN
                               STD_LOGIC;
         Resetn, Presetn: IN
                               STD_LOGIC;
                    :OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Structure OF flipflop IS
BEGIN
   dff_instance: dff PORT MAP ( D, Clock, Resetn, Presetn, Q );
END Structure;
                                 Active low signals
```

Code for a gated D latch

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY latch IS
                      : IN STD_LOGIC;
  PORT ( D, Clk
                      : OUT STD_LOGIC);
END latch;
ARCHITECTURE Behavior OF latch IS
  PROCESS (D, Clk)
  BEGIN
     IF Clk = '1' THEN
           Q \leq D;
     END IF;
  END PROCESS;
END Behavior;
                           USES IMPLIED MEMORY
```

Electrical & Computer Engineering

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-3

Dr. D. J. Jackson Lecture 30-4

Code for a D flip-flop

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY flipflop IS
  PORT (
          D, Clock : IN STD_LOGIC ;
                      : OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
  PROCESS (Clock)
  BEGIN
     IF Clock'EVENT AND Clock = '1' THEN
           Q \leq D;
     END IF;
  END PROCESS;
END Behavior;
                       POSITIVE EDGE TRIGGERED
```

Code for a D flip-flop (alternate)

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY flipflop IS
  PORT ( D, Clock
                      : IN STD_LOGIC;
                      : OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
  PROCESS
  BEGIN
     WAIT UNTIL Clock'EVENT AND Clock = '1';
     Q \leq D;
  END PROCESS;
END Behavior;
                       POSITIVE EDGE TRIGGERED
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-5

D flip-flop with synchronous reset

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY flipflop IS
              D, Resetn, Clock : IN STD_LOGIC;
   PORT (
                                   : OUT STD_LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
   PROCESS
       WAIT UNTIL Clock'EVENT AND Clock = '1';
       IF Resetn = '0' THEN
              Q <= '0';
       ELSE
              Q \leq D;
       END IF
   END PROCESS;
END Behavior;
Electrical & Computer Engineering
                                                   Dr. D. J. Jackson Lecture 30-6
```

D flip-flop with MUX input

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY muxdff IS
  PORT (
             D0, D1, Sel, Clock
                                       STD_LOGIC;
                                : IN
                                : OUT STD_LOGIC);
END muxdff;
ARCHITECTURE Behavior OF muxdff IS
BEGIN
  PROCESS
  BEGIN
      WAIT UNTIL Clock'EVENT AND Clock = '1';
      IF Sel = '0' THEN
             Q \leq D0;
      ELSE
             Q \leq D1;
      END IF
  END PROCESS:
END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-7

Four-bit shift register

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY shift4 IS
                                  STD_LOGIC_VECTOR(3 DOWNTO 0);
   PORT (
                 R:IN
                                  : IN STD_LOGIC;
                 L, w, Clock
                 Q:BUFFER
                                  STD_LOGIC_VECTOR(3 DOWNTO 0) )
END shift4;
ARCHITECTURE Structure OF shift4 IS
   COMPONENT muxdff
         PORT (
                         D0, D1, Sel, Clock
                                                  : IN
                                                           STD LOGIC ;
                                                   :OUT STD_LOGIC);
   END COMPONENT;
BEGIN
   Stage3: muxdff PORT MAP ( w, R(3), L, Clock, Q(3) );
   Stage2: muxdff PORT MAP ( Q(3), R(2), L, Clock, Q(2) );
Stage1: muxdff PORT MAP ( Q(2), R(1), L, Clock, Q(1) );
Stage0: muxdff PORT MAP ( Q(1), R(0), L, Clock, Q(0) );
END Structure;
Electrical & Computer Engineering
                                                            Dr. D. J. Jackson Lecture 30-8
```

Alternate code for shift register

```
ENTITY shift4 IS
  PORT (
                      : IN
                              STD_LOGIC_VECTOR(3 DOWNTO 0);
               Clock : IN
                              STD_LOGIC;
               L, w
                              STD LOGIC ;
                      : IN
                      : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) );
END shift4;
ARCHITECTURE Behavior OF shift4 IS
BEGIN
  PROCESS
  BEGIN
       WAIT UNTIL Clock'EVENT AND Clock = '1';
       IF L = '1' THEN
               Q \le R;
       ELSE
               Q(0) <= Q(1);
               Q(1) \le Q(2);

Q(2) \le Q(3);
               \vec{Q}(3) <= \vec{w};
       END IF;
  END PROCESS;
END Behavior:
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-9

Four-bit up counter

```
ARCHITECTURE Behavior OF upcount IS
  SIGNAL Count: STD LOGIC VECTOR (3 DOWNTO 0);
BEGIN
  PROCESS (Clock, Resetn)
  BEGIN
     IF Resetn = '0' THEN
           Count <= "0000";
     ELSIF (Clock'EVENT AND Clock = '1') THEN
           IF E = '1' THEN
                 Count <= Count + 1;
           ELSE
                 Count <= Count;
           END IF;
     END IF;
  END PROCESS;
  Q <= Count ;
END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-10

Four-bit up counter with load

```
ENTITY upcount IS
  PORT (
                                INTEGER RANGE 0 TO 15;
             R
                   : IN
             Clock, Resetn, L
                                              STD_LOGIC;
                                : IN
                                INTEGER RANGE 0 TO 15);
                   : BUFFER
END upcount;
ARCHITECTURE Behavior OF upcount IS
  PROCESS (Clock, Resetn)
  BEGIN
      IF Resetn = '0' THEN
             Q \le 0;
      ELSIF (Člock'EVENT AND Clock = '1') THEN
             IF L = '1' THEN
                   Q \le R;
             ELSE
                   Q \le Q + 1;
             END IF;
      END IF;
  END PROCESS;
END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 30-11