### **ECE380 Digital Logic**


Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates

**Electrical & Computer Engineering** 

Dr. D. J. Jackson Lecture 13-1

### Logic values as voltage levels

- V<sub>ss</sub> is the minimum voltage that can exist in the system. We will use V<sub>ss</sub>=0V.
- V<sub>DD</sub> is the power supply voltage. We will use V<sub>DD</sub> =+5V. V<sub>DD</sub> =+3.3V is also common.
- Exact levels of V<sub>0,max</sub> and V<sub>1,min</sub> depend on the implementation technology



**Electrical & Computer Engineering** 

#### **Transistor switches**

- Logic circuits are built with transistors
- We will assume a transistor operates as a simple switch controlled by a logic signal x
- The most popular type of transistor for implementing a simple switch is the metal oxide semiconductor field effect transistor (MOSFET)
- Two types of MOSFETs
  - N-channel (NMOS)
  - P-channel (**PMOS**)
- Early circuits relied on NMOS or PMOS transistors, but not both
- Current circuits use both NMOS and PMOS transistors in a configuration called complementary MOS (CMOS)


**Electrical & Computer Engineering** 

Dr. D. J. Jackson Lecture 13-3

#### NMOS transistor as a switch



A simple switch controlled by the input x



NMOS transistor

Simplified NMOS symbol

**Electrical & Computer Engineering** 

#### **NMOS** transistor as a switch

$$V_G = \text{``low'}$$
 $V_S \longrightarrow V_D$ 

 $V_G = \text{``high''}$   $V_S \longrightarrow V_D$ 


- The transistor operates by controlling the voltage V<sub>G</sub> at the gate terminal
- If V<sub>G</sub> is low, there is no connection between the source and the drain terminals. The transistor is turned off.
- If V<sub>G</sub> is high, the transistor is turned on and acts as a closed switch between the source and drain terminals.

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 13-5

## **PMOS** transistor as a switch

A simple switch controlled by the input x



$$V_S$$
  $V_D$ 

Simplified PMOS symbol

**Electrical & Computer Engineering** 

#### **PMOS** transistor as a switch

$$V_G = \text{``high'}$$

$$V_S \longrightarrow V_D$$


 $V_G = \text{``low''}$   $V_S \longrightarrow V_D$ 

- The transistor operates by controlling the voltage V<sub>G</sub> at the gate terminal
- If V<sub>G</sub> is high, there is no connection between the source and the drain terminals. The transistor is turned off.
- If V<sub>G</sub> is low, the transistor is turned on and acts as a closed switch between the source and drain terminals.

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 13-7

## **NMOS** and **PMOS** in logic circuits



### NMOS and PMOS in logic circuits

- When the NMOS transistor is turned on, its drain is pulled down to Gnd
- When the PMOS transistor is turned on, its drain is **pulled up to V\_{DD}**
- Because of the way transistors operate:
  - An NMOS transistor cannot be used to pull its drain terminal completely up to  $V_{\text{DD}}$
  - A PMOS transistor cannot be used to pull its drain terminal completely down to Gnd
- Therefore, NMOS and PMOS transistors are commonly used in pairs in CMOS circuits


**Electrical & Computer Engineering** 

Dr. D. J. Jackson Lecture 13-9


### CMOS logic gates

- A CMOS logic gate involves NMOS transistors in a *pull-down network* (PDN) and PMOS transistors in a *pull-up network* (PUN)
- The functions realized by the PDN and PUN networks are complements of one another
- The PDN and PUN have equal numbers of transistors, which are arranged so that the two networks are duals of one another
  - Wherever the PDN has NMOS transistors in series, the PUN has PMOS transistors in parallel, and vice versa


**Electrical & Computer Engineering** 



Electrical & Computer Engineering



## **CMOS NAND gate**




X1	X2					
0	0			Off		
0	1	On	Off	Off	On	1
1	0	Off	On	On	Off	1
1	1	Off	Off	On	On	0

4 transistors

**Electrical & Computer Engineering** 

Dr. D. J. Jackson Lecture 13-13


# **CMOS NOR gate**




X1	X2	T1	T2	Т3	T4	f
0	0			Off		
0	1	On	Off	Off	On	0
1	0	Off	On	On	Off	0
1	1	Off	Off	On	On	0


4 transistors

**Electrical & Computer Engineering** 






# **CMOS** non-inverting buffer



A non-inverting buffer





4 transistors

**Electrical & Computer Engineering** 

Dr. D. J. Jackson Lecture 13-17

# **CMOS** transmission gate





 s
 f


 0
 Z


 1
 x

2 transistors

**Electrical & Computer Engineering** 







8 transistors

Electrical & Computer Engineering

0 1