ECE380 Digital Logic

Combinatorial Circuit Building
Blocks:
VHDL for Combinational Circuits

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-1

Assignment statements

- VHDL provides several types of statements that can be used to assign logic values to signals
 - Simple assignment statements
 - Used previously, for logic or arithmetic expressions
 - Selected signal assignments
 - Conditional signal assignments
 - Generate statements
 - If-then-else statements
 - Case statements

Electrical & Computer Engineering

Selected signal assignment

- A selected signal assignment allows a signal to be assigned one of several values, based on a selection criterion
 - Keyword WITH specifies that s is used for the selection criterion
 - Two **WHEN** clauses state that $f=w_0$ when s=0 and $f=w_1$ otherwise
 - The keyword **OTHERS** must be used

```
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
WITH s SELECT
f <= w0 WHEN '0',
w1 WHEN OTHERS;
END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-3

4-to-1 multiplexer VHDL code

```
ENTITY mux4to1 IS
                     STD_LOGIC_VECTOR(3 DOWNTO 0);
 PORT ( w
               : IN
               : IN
                     STD_LOGIC_VECTOR(1 DOWNTO 0);
         S
         f
               : OUT STD LOGIC );
END mux4to1;
ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
 WITH s SELECT
         w(0) WHEN "00",
         w(1) WHEN "01",
         w(2) WHEN "10",
         w(3) WHEN OTHERS;
END Behavior;
```

Electrical & Computer Engineering

2-to-4 binary decoder VHDL code

```
ENTITY dec2to4 IS
  PORT ( w
               : IN
                     STD_LOGIC_VECTOR(1 DOWNTO 0);
         En
               : IN
                     STD_LOGIC;
               : OUT STD_LOGIC_VECTOR(0 TO 3));
END dec2to4;
ARCHITECTURE Behavior OF dec2to4 IS
 SIGNAL Enw: STD_LOGIC_VECTOR(2 DOWNTO 0);
 Enw \le En \& w;
 WITH Enw SELECT
  v <= "1000" WHEN "100",
         "0100" WHEN "101",
         "0010" WHEN "110",
         "0001" WHEN "111",
         "0000" WHEN OTHERS;
END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-5

Conditional signal assignment

- Similar to the selected signal assignment, a conditional signal assignment allows a signal to be set to one of several values
 - Uses WHEN and ELSE keyword to define the condition and actions

Electrical & Computer Engineering

Priority encoder VHDL code

```
PORT ( w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
        z : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
        z : OUT STD_LOGIC );

END priority;

ARCHITECTURE Behavior OF priority IS

BEGIN
        y <="11" WHEN w(3) = '1' ELSE
            "10" WHEN w(2) = '1' ELSE
            "01" WHEN w(1) = '1' ELSE
            "00";
        z <='0' WHEN w = "0000" ELSE '1';

END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-7

Generate statements

- Whenever we write structural VHDL code, we often create *instances* of a particular component
 - The ripple carry adder was one example
- If we need to create a large number of instances of a component, a more compact form is desired
- VHDL provides a feature called the FOR GENERATE statement
 - This statement provides a loop structure for describing regularly structured hierarchical code

Electrical & Computer Engineering

4-bit ripple carry adder

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-9

4-bit ripple carry adder

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.fulladd_package.all;
ENTITY adder4 IS
                     : IN STD_LOGIC;
: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
  PORT (Cin
          S
                     : OUT STD LOGIC);
          Cout
END adder4;
ARCHITECTURE Structure OF adder4 IS
  SIGNAL C : STD_LOGIC_VECTOR(0 TO 4);
BEGIN
   C(0) \le Cin;
   Cout <= C(4);
  G1: FOR i IN 0 TO 3 GENERATE
       stages: fulladd PORT MAP (
              C(i), X(i), Y(i), S(i), C(i+1));
  END GENERATE;
  END Structure;
```

Electrical & Computer Engineering

Process statement

- We have introduced several types of assignment statements
 - All have the property that the order in which they appear in VHDL code does not affect the meaning of the code
- Because of this property, these statements are called concurrent assignment statements
- VHDL provides a second category of statements, sequential assignment statements, for which the ordering of the statements may affect the meaning of the code
 - **If-then-else** and **case** statements are sequential
- VHDL requires that sequential assignment statements be placed inside another statement, the process statement

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-1

Process statement

- The process statement, or simply process, begins with the PROCESS keyword, followed by a parenthesized list of signals called the sensitivity list
 - This list includes all the signals used inside the process
- Statements inside the process are evaluated in sequential order
- Assignments made inside the process are not visible outside the process until all statements in the process have been evaluated
 - If there are multiple assignments to the same signal inside a process, only the last one has any visible effect

Electrical & Computer Engineering

2-to-1 MUX as a PROCESS

```
ARCHITECTURE Behavior OF mux2to1 IS
   BEGIN
                                Sensitivity list,
     PROCESS (|w0, w1, s|)
                                Whenever a list entry
     BEGIN
                                changes, the process
      IF s = '0' THEN
                                is reevaluated
            f \le w0;
                                (activated)
      ELSE
            f \le w1;
                               IF-THEN-ELSE statement
      END IF;
                               to implement the MUX
                               function
     END PROCESS;
   END Behavior;
Electrical & Computer Engineering
                                           Dr. D. J. Jackson Lecture 23-13
```

Priority encoder (IF-THEN-ELSE)

```
ARCHITECTURE Behavior OF priority IS
BEGIN
  PROCESS (w)
  BEGIN
   IF w(3) = '1' THEN
          y <= "11";
   ELSIF w(2) = '1' THEN
          y <= "10";
   ELSIF w(1) = '1' THEN
          y <= "01";
   ELSE
          v <= "00";
   END IF;
  END PROCESS;
  z \le 0' \text{ WHEN } w = 0000'' \text{ ELSE '1'};
END Behavior;
```

Electrical & Computer Engineering

Priority encoder (alternative)

```
ARCHITECTURE Behavior OF priority IS

BEGIN

PROCESS ( w )

BEGIN

y <= "00";

IF w(1) = '1' THEN y <= "01"; END IF;

IF w(2) = '1' THEN y <= "10"; END IF;

IF w(3) = '1' THEN y <= "11"; END IF;

z <= '1';

IF w = "0000" THEN z <= '0'; END IF;

END PROCESS;

END Behavior;
```

Electrical & Computer Engineering

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-15

Dr. D. J. Jackson Lecture 23-16

Implied memory in a PROCESS

```
ARCHITECTURE Behavior OF c1 IS
                                 ARCHITECTURE Behavior OF c1 IS
BEGIN
                                 BEGIN
  PROCESS (A, B)
                                    PROCESS (A, B)
                                    BEGIN
  BEGIN
                                       IF A = B THEN
    AeqB <= '0';
    IF A = B THEN
                                        AeqB <= '1';
      AeqB <= '1';
                                       END IF;
    END IF;
                                    END PROCESS:
  END PROCESS;
                                 END Behavior;
END Behavior;
                 AeqB
```

Case statement

- A case statement is similar to a selected assignment statement in that the case statement has a selection signal and includes WHEN clauses for various valuations of the selection signal
 - Begins with a **CASE** keyword
 - Each WHEN clause specifies the statements that should be evaluated when the selection signal has a specified value
 - The case statement must include a when clause for all valuations of the selection signal
 - Use the **OTHERS** keyword

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 23-17

2-to-1 MUX with CASE

```
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
PROCESS ( w0, w1, s )
BEGIN
CASE s IS
WHEN '0' =>
f <= w0;
WHEN OTHERS =>
f <= w1;
END CASE;
END PROCESS;
END Behavior;
```

Electrical & Computer Engineering

2-to-4 binary decoder with CASE

```
ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
  PROCESS ( w, En )
  BEGIN
    IF En = '1' THEN
             CASE w IS
                     WHEN "00" => y <= "1000";
WHEN "01" => y <= "0100";
WHEN "10" => y <= "0010";
WHEN OTHERS => y <= "0001";
             END CASE;
    ELSE
             y <= "0000";
    END IF;
  END PROCESS;
END Behavior;
```

Electrical & Computer Engineering