ECE380 Digital Logic

Design of Finite State Machines Using CAD Tools

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 31-1

FSM design using CAD tools

- VHDL provides a number of constructs for designing finite state machines
- There is not a standard way for defining an FSM
- Basic approach
 - Create a user-defined data type to represent the possible states of an FSM
 - This signal represents the outputs (state variables) of the flip-flops that implement the states in the FSM
 - VHDL compiler chooses the appropriate number of flip-flops during the synthesis process
 - The state assignment can be done by the compiler or can be user specified

Electrical & Computer Engineering

User defined data types

 The **TYPE** keyword will be used to define a new data type used to represent states in the FSM



A user-defined data type definition

Data type name

Valid values for the data type

Defines a data type (called State_type) that can take on three distinct values: A, B, or C).

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 31-3

Representing states

 A SIGNAL is defined, of the user-defined State_type, to represent the flip-flop outputs


TYPE State_type IS (A, B, C); SIGNAL y: State_type;

The signal, y, can be used to represent the flip-flop outputs for an FSM that has three states

Electrical & Computer Engineering

Design example

 Create a VHDL description for a circuit that detects a '11' input sequence on an input, w



Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 31-5

VHDL design example

Electrical & Computer Engineering

VHDL design example continued

```
PROCESS ( resetn, clk )
                                            ELSE
BEGIN
                                               y \leq C;
 IF resetn = 0' THEN
                                            END IF;
  y \le A;
                                          WHEN C =>
 ELSIF (clk'EVENT AND clk='1') THEN
                                            IF w='0' THEN
  CASE y IS
                                               y \leq A;
    WHEN A = >
                                            ELSE
      IF w='0' THEN
                                               y <= C;
        y \leq A;
                                            END IF;
      ELSE
                                         END CASE;
        y \leq B;
                                       END IF;
     END IF;
    WHEN B =>
                                      END PROCESS
     IF w='0' THEN
                                      z \le 1' WHEN y=C ELSE '0';
        y \leq A;
                                      END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 31-7

Alternative style of VHDL code

- Another form for describing the circuit in VHDL is to define two signals to represent the state of the FSM
 - One signal, y_present, defines the present state of the FSM
 - The second, **y_next**, defines the next state of the machine
- This notation follows the y (present state) and Y (next state) notation used previously
- Two PROCESS statements will be used to describe the machine
 - The first describes the STATE TABLE as a combinational circuit
 - The second describes the flip-flops, stating that y_present should take on the value of y_next after each positive clock edge

Electrical & Computer Engineering

Alternate VHDL description

```
ARCHITECTURE Behavior OF detect IS
                                       WHEN C =>
  TYPE State_type IS (A,B,C);
                                           IF w='0' THEN
  SIGNAL y_present, y_next: State_type;
                                            y_next <= A;
BEGIN
                                           ELSE
PROCESS(w,y_present)
                                            y_next <= C;
                                      END CASE;
BEGIN
                                   END PROCESS;
  CASE y_present IS
    WHEN A =>
                                   PROCESS(clk,resetn)
       IF w='0' THEN
                                   BEGIN
                                      IF resetn='0' THEN
        y_next <= A;
       ELSE
                                       y_present <= A;
        y_next <= B;
                                      ELSIF(clk'EVENT AND clk='1') THEN
    WHEN B =>
                                       y_present <= y_next;</pre>
                                      END IF;
       IF w='0' THEN
                                   END PROCESS
        y_next <= A;
       ELSE
                                   z <='1' WHEN y_present=C ELSE '0';
        y_next <= C;
                                   END Behavior;
```

Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 31-9

Specifying a state assignment

- With the previous designs, state assignment is done by the VHDL compiler
- State assignments can be user specified using the following constructs

```
ARCHITECTURE Behavior OF simple IS

TYPE State_type IS (A, B, C);

ATTRIBUTE ENUM_ENCODING : STRING;

ATTRIBUTE ENUM_ENCODING OF State_type : TYPE IS "00 01 11";

SIGNAL y_present, y_next : State_type;

BEGIN

Or

ARCHITECTURE Behavior OF simple IS

SIGNAL y_present, y_next : STD_LOGIC_VECTOR(1 DOWNTO 0);

CONSTANT A : STD_LOGIC_VECTOR(1 DOWNTO 0) := "00";


CONSTANT B : STD_LOGIC_VECTOR(1 DOWNTO 0) := "01";

CONSTANT C : STD_LOGIC_VECTOR(1 DOWNTO 0) := "11";
```

Electrical & Computer Engineering

VHDL code of a Mealy FSM

- A Mealy FSM can be described in a similar manner as a Moore FSM
- The state transitions are described in the same way as the original VHDL example
- The major difference in the case of a Mealy FSM is the way in which the code for the output is written
- Recall the Mealy state diagram for the '11' sequence detector



Electrical & Computer Engineering

Dr. D. J. Jackson Lecture 31-1

Mealy '11' detector VHDL code

```
WHEN B = >
ARCHITECTURE Behavior OF detect IS
                                                IF w='0' THEN y <= A;
  TYPE State type IS (A,B);
                                                ELSE y \le B;
  SIGNAL y: State_type;
                                                END IF;
BEGIN
                                           END CASE:
PROCESS(resetn,clk)
                                          END IF:
BEGIN
                                       END PROCESS;
  IF resetn='0' THEN
                                       PROCESS(y,w)
       y \le A;
                                       BEGIN
  ELSEIF(clk'EVENT AND clk='1') THEN
                                          CASE y IS
                                           WHEN A =>
    CASE y IS
                                              z <= 0';
       WHEN A =>
                                           WHEN B =>
        IF w='0' THEN y <= A;
                                              z \le w;
        ELSE y \le B;
                                          END CASE;
        END IF;
                                       END PROCESS;
                                       END Behavior;
```

Electrical & Computer Engineering