

TABLE OF CONTENTS

Chapter 1.	Gene	eral Description				
·	1.1	Introduction	1-1			
	1.2 1.3 1.4	SCC's Capabilities				
		Block Diagram	1-4			
		Pin Descriptions	1-5			
		1.4.1 Pins Common to both Z85X30 and Z80X30	1-7			
		1.4.2 Pin Descriptions, (Z85X30 Only)	1-8			
		1.4.3 Pin Descriptions, (Z80X30 Only)	1-9			
Chapter 2.	Interfacing the SCC/ESCC					
	2.1	Introduction				
	2.2	Z80X30 Interface Timing				
		2.2.1 Z80X30 Read Cycle Timing				
		2.2.2 Z80X30 Write Cycle Timing				
		2.2.3 Z80X30 Interrupt Acknowledge Cycle Timing				
		2.2.4 Z80X30 Register Access				
		2.2.5 Z80C30 Register Enhancement				
		2.2.6 Z80230 Register Enhancements				
		2.2.7 Z80X30 Reset				
	2.3	Z85X30 Interface Timing				
		2.3.1 Z85X30 Read Cycle Timing				
		2.3.2 Z85X30 Write Cycle Timing				
		2.3.3 Z85X30 Interrupt Acknowledge Cycle Timing				
		2.3.4 Z85X30 Register Access				
		2.3.5 Z85C30 Register Enhancement				
		2.3.6 Z85C30/Z85230 Register Enhancements				
		2.3.7 Z85X30 Reset				
	2.4	Interface Programming				
		2.4.1 I/O Programming Introduction				
		2.4.2 Polling				
		2.4.3 Interrupts				
		2.4.4 Interrupt Control				
		2.4.5 Daisy-Chain Resolution				
		2.4.6 Interrupt Acknowledge				
		2.4.7 The Receiver Interrupt				
		2.4.8 Transmit Interrupts and Transmit Buffer Empty Bit				
		2.4.9 External/Status Interrupts				
	2.5	Block/DMA Transfer				
		2.5.1 Block Transfers				
		2.5.2 DMA Requests				
	2.6	Test Functions				
		2.6.1 Local Loopback				
		2.6.2 Auto Echo	2-41			



Chapter 3.	SCC 3.1	C/ESCC Ancillary Support Circuitry Introduction							
	3.2		ate Generator						
	3.3		ncoding/Decoding						
	3.4		pigital Phase-Locked Loop						
		3.4.1	DPLL Operation in the NRZI Mode						
		3.4.2	DPLL Operation in the FM Modes	3-9					
		3.4.3	DPLL Operation in the Manchester Mode						
		3.4.4	Transmit Clock Counter (ESCC only)						
	3.5	Clock S	Selection						
	3.6	Crystal	Oscillator	3-14					
Chapter 4.	Data Communication Modes								
	4.1	Introduc	ction						
		4.1.1	Transmit Data Path Description						
		4.1.2	Receive Data Path Description						
	4.2	Asynch	ronous Mode						
		4.2.1	Asynchronous Transmit						
		4.2.2	Asynchronous Receive						
		4.2.3	Asynchronous Initialization						
	4.3	•	riented Synchronous Mode						
		4.3.1	Byte-Oriented Synchronous Transmit						
		4.3.2	Byte-Oriented Synchronous Receive						
		4.3.3	Transmitter/Receiver Synchronization						
	4.4		nted Synchronous (SDLC/HDLC) Mode						
		4.4.1	SDLC Transmit						
		4.4.2	SDLC Receive						
		4.4.3	SDLC Frame Status FIFO						
		4.4.4	SDLC Loop Mode	4-30					
Chapter 5.	Register Descriptions 5.1 Introduction								
	5.1		egisters						
	5.2	5.2.1	Write Register 0 (Command Register)						
		5.2.1	Write Register 1 (Transmit/Receive Interrupt and Data Transfer Mode Definition)						
		5.2.3	Write Register 2 (Interrupt Vector)						
		5.2.4	Write Register 3 (Receive Parameters and Control)						
		5.2.5	Write Register 4 (Transmit/Receive Miscellaneous Parameters and Modes)						
		5.2.6	Write Register 5 (Transmit Parameters and Controls)						
		5.2.7	Write Register 6 (Sync Characters or SDLC Address Field)						
		5.2.8	Write Register 7 (Sync Character or SDLC Flag)						
		5.2.9	Write Register 7 Prime (ESCC only)						
		5.2.10	Write Register 7 Prime (85C30 only)						
		5.2.11	Write Register 8 (Transmit Buffer)						
		5.2.12	Write Register 9 (Master Interrupt Control)						
		5.2.13	Write Register 10 (Miscellaneous Transmitter/Receiver Control Bits)						
		5.2.14	Write Register 11 (Clock Mode Control)						
		5.2.15	Write Register 12 (Lower Byte of Baud Rate Generator Time Constant)						
		5.2.16	Write Register 13 (Upper Byte of Baud Rate Generator Time Constant)						
		5.2.17	Write Register 14 (Miscellaneous Control Bits)						
		5.2.18	Write Register 15 (External/Status Interrupt Control)						
	5.3		egisters						
	-	5.3.1	Read Register 0 (Transmit/Receive Buffer Status and External Status)						
		5.3.2	Read Register 1						
		5.3.3	Read Register 2						
		5.3.4	Read Register 3						
		5.3.5	Read Register 4 (ESCC and 85C30 Only)						
		5.3.6	Read Register 5 (ESCC and 85C30 Only)						



	5.3.7	Read Register 6 (Not on NMOS)	5-25
	5.3.8	Read Register 7 (Not on NMOS)	
	5.3.9	Read Register 8	
	5.3.10	Read Register 9 (ESCC and 85C30 Only)	5-26
	5.3.11	Read Register 10	
	5.3.12	Read Register 11 (ESCC and 85C30 Only)	5-27
	5.3.13	Read Register 12	5-27
	5.3.14	Read Register 13	5-27
	5.3.15	Read Register 14 (ESCC and 85C30 Only)	5-27
	5.3.16	Read Register 15	5-27
Chapter 6.	Application N	lotes	
		Z80 [®] CPUs to the Z8500 Peripheral Family	6-1
		Interfaced with the SCC at MHZ	
		atacom Family with the 80186 CPU	
	SCC in Bina	ary Synchronous Communications	6-79
	Serial Comr	nunication Controller (SCC [™]): SDLC Mode of Operation	6-93
	Using SCC	with Z8000 in SDLC Protocol6-105	
	Boost Your	System Performance Using The Zilog ESCC [™]	6-117
		onsiderations When Implementing LocalTalk Link Access Protocol	
		cillator Design	
Chapter 7.	Questions an	d Answers	
•		28030/Z8530 Questions and Answers	7-1
	Ziloa ESCC	TM Controller Questions and Answers	7-11