# Designing & Simulating the USB20HR System from Scratch

## **Tutorial**

2.2

2.3



System Level Solutions, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852 - 0067

http://www.slscorp.com Document Date: June 2008

IP Core Version:

**Document Version:** 

#### **IP Usage Note**

The Intellectual Property (IP) core is intended solely for our clients for physical integration into their own technical products after careful examination by experienced technical personnel for its suitability for the intended purpose.

The IP was not developed for or intended for use in any specific customer application. The firmware/software of the device may have to be adapted to the specific intended modalities of use or even replaced by other firmware/software in order to ensure flawless function in the respective areas of application.

Performance data may depend on the operating environment, the area of application, the configuration, and method of control, as well as on other conditions of use; these may deviate from the technical specifications, the Design Guide specifications, or other product documentation. The actual performance characteristics can be determined only by measurements subsequent to integration.

The reference designs were tested in a reference environment for compliance with the legal requirements applicable to the reference environment.

No representation is made regarding the compliance with legal, regulatory, or other requirements in other environments. No representation can be made and no warranty can be assumed regarding the suitability of the device for a specific purpose as defined by our customers.

SLS reserves the right to make changes to the hardware or firmware or software or to the specifications without prior notice or to replace the IP with a successor model to improve performance or design of the IP. Of course, any changes to the hardware or firmware or software of any IP for which we have entered into an agreement with our customers will be made only if, and only to the extent that, such changes can reasonably be expected to be acceptable to our customers.

Copyright©2005-2008, System Level Solutions, All rights reserved. SLS, An Embedded systems company, the stylized SLS logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of SLS in India and other countries. All other products or service names are the property of their respective holders. SLS products are protected under numerous U.S. and foreign patents and pending applications, mask working rights, and copyrights. SLS warrants performance of its semiconductor products to current specifications in accordance with SLS's standard warranty, but reserves the right to make changes to any products and services at any time without notice. SLS assumes no responsibility or liability arising out of the application or use of any information, products, or service described herein except as expressly agreed to in writing by SLS. SLS customers are advised to obtain the latest version of device specifications before relying on any published information and before orders for products or services.

tt\_ipusb20hr\_hw\_sim\_2.3

## **About this Tutorial**



#### Introduction

This tutorial accompanies all the steps for creating and simulating USB20HR system from scratch. Also it shows how to create, compile, debug, run and simulate a C/C++ program using the Nios II IDE.

Table below shows the revision history of the tutorial.

Version	Date	Description
2.3	May 2008	- Added note for figure 5.2
		- Minor modification in chapter 5
		- Updated document as per the new directory structure
2.2	March 2008	Changed Table 5.1 Pin assignments for the Nios II Development Kit (2C35)
2.1	February 2008	Combined hardware and simulating the USB20HR system in one tutorial
2.0	November 2007	Updated tutorial as per the USB2.0 IP core version 2.x (USB20HR)
1.2	December 2006	Second Publication of the Designing USB2.0 System from Scratch-Removal of Control Endpoint Registers and Modification of CSR Register of each endpoint.
1.1	May 2006	First Publication of the Tutorial

# How to find Information

- The Adobe Acrobat Find feature allows you to search the contents of a PDF file. Use Ctrl + F to open the Find dialog box. Use Shift + Ctrl + N to open to the Go To Page dialog box.
- Thumbnail icons, which provide miniature preview of each page, provide a link to the pages. Links allow you to jump to related information.

# How to Contact SLS

For the most up-to-date information about SLS products, go to the SLS worldwide website at <a href="http://www.slscorp.com">http://www.slscorp.com</a>. For additional information about SLS products, consult the source shown below.

Information Type	E-mail
Product literature services, SLS literature services, Nontechnical customer services, Technical support.	support@slscorp.com

# Typographic Conventions

The tutorial uses the typographic conventions as shown below.

Visual Cue	Meaning
Bold Type with Initial Capital letters	All headings and Sub heading Titles in a document are displayed in bold type with initial capital letters; Example: <b>Designing &amp; Compiling, Creating a Quartus II Project etc.</b>
Bold Type with Italic Letters	All Definitions, Figure and Table Headings are displayed in Italics. Examples: <b>Figure 1-1. Create a new System Dialog box.</b>
1. 2.	Numbered steps are used in a list of items, when the sequence of items is important. Such as steps listed in procedure.
•	Bullets are used in a list of items when the sequence of items is not important.
	The hand points to special information that requires special attention
CAUTION	The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process.
WARNING	The warning indicates information that should be read prior to starting or continuing the procedure or processes.
•••	The feet direct you to more information on a particular topic.

# **Contents**



Ab	pout this Tutorial	iii
	Introduction	
	How to find Information	
	How to Contact SLS	
	Typographic Conventions	
1.	Introduction	1
	Hardware & Software Requirements	2
2.	Designing & Compiling	3
	Creating a Quartus II Project	
	Start SOPC Builder	3
	Define the System in SOPC Builder	5
	Specify Target Hardware Settings	5
	Adding CPU & Peripherals	
	Generating the System	
	Integrate the SOPC Builder System into Quartus II	
	Adding the Quartus II Symbol to the BDF	
	Device Settings	
	Compiling the Design	
3.	Programming	37
	Configure an FPGA	
4.	Running the Project in Nios II System	39
	Creating the Project	
	System Library Settings	40
	Building and Managing the Project	41
	Compile C Application	41
	Running the Program on Nios II System	
	Device Detection	43

5.	Simulating the System in Modelsim Using Nios II IDE	45
	Creating the Project	
	System Library Settings	
	Building and Managing the Project	45
	Running the Program on Nios II System	47
Ap	opendix A: Pin Assignments for Nios II Development Kit (2C35)	52

### 1. Introduction



This tutorial walks you through the hardware & software development flow. It shows you how to use SOPC Builder and the Quartus II software to create, process and simulate your own USB20HR Device IP core & Nios II system

This tutorial is basically for users who are new to the Nios II processor as well as users who are new to the concept of using embedded systems in FPGA's. This tutorial guides you through the steps necessary to create, compile and simulate a USB20HR IP system design. This simple, single-master Nios II system consist of a Nios II embedded processor and associated system peripherals and interconnections for use with the input & output hardware available on cyclone board.

This tutorial is divided into the following four sections:

- 'Designing & Compiling' Teaches you how to use SOPC builder to create the Nios II & USB20HR system module in block design file (.bdf) and how to compile the Nios II design using the Quartus II Compiler.
- \*Programming' Teaches you how to use the Quartus II Programmer and the Byte Blaster / USB Blaster cable to configure the FPGA on the cyclone board, so that the FPGA can be configured with your design whenever power is applied to the board.
- "Running the Software on Your Nios II System" Provides the instructions for running software on your Nios II system using the Nios II integrated development environment (IDE).
- Simulating the USB20HR Application on Nios II System Provides the steps, which will guide you how to build a system for the Nios II processor and simulate it with ModelSim-Altera 6.1g simulation tool.

# Hardware & Software Requirements

The user will require following hardware & software

- A PC running with Win 2000/XP OS
- Nios II embedded processor version 7.2 or higher
- The Quartus II software version 7.2 or higher
- Nios II Development Kit (2C35)
- Altera USB Blaster/Byte Blaster download cable
- USB 2.0 Snap On Board from System Level Solutions (SLS)
- ModelSim -Altera 6.1g

# System Level Solutions

## 2. Designing & Compiling

To use the instructions in this section, you need to be familiar with the Quartus II software interface, specifically toolbars. Refer to Quartus II help for more information about using the Quartus II software.

# Creating a Quartus II Project

Here are the steps to create a new Quartus II project:

- **1. Open** the Quartus II.
- 2. Choose File>New Project Wizard.
- Click Next.
- Select Working Directory of the Project, Name of the project as "usb20hr\_pi\_n2\_2c35" & top-level entity as "usb20hr\_pi\_n2\_2c35". Then click Next.
- Click Next.
- 6. Click Next.
- 7. Select the family as 'Cyclone II'. Select Specify device selected in 'Available device list' radio button in Target Device option.
- 8. This design from scratch is given for Nios II Development Kit (2C35), so you have to select the FPGA for cyclone board (which is Cyclone II EP2C35F672C6), so under Filters / Speed Grade select 6 Then under Available devices: highlight 'EP2C35F672C6'. Click Next. If you want to design a system for the board other then Nios II Development Kit (2C35) then you will have to select device whichever is there on your board.
- 9. Click Finish.

After creating a new project in Quartus II, its now time to generate a system into SOPC builder.


# Start SOPC Builder

SOPC builder is a software tool that allows you to create a fully functioning, custom-embedded micro controller called the Nios II system module. A complete Nios II system module contains a Nios II embedded processor and its associated peripherals.

To start SOPC builder, perform the following steps:

- Choose SOPC Builder from the Tools menu. SOPC Builder displays the Create New System dialog box.
- 2. Type 'usb20hr\_refdes' in the System Name box. See Figure 2-1.
- 3. Under HDL Language field specify Verilog.
  - SOPC Builder generates plain text Verilog HDL or VHDL for all of its native components depending on the language you choose.

Figure 2-1. Create New System



- 4. Click OK.
- 5. The Altera SOPC Builder usb20hr\_refdes system window appears and the System Contents tab is displayed. You are now ready to set the speed and add the Nios II CPU and peripherals to your system. The components you will be adding are located in the module pool on the left hand side of the System Content tab. See Figure 2-2.

Altera SOPC Builder - usb20hr refdes.sopc File Edit Module System View Tools Help System Contents System Generation 🖳 Altera SOPC Builder Clock Settings Create new component... Name MHz Source Device Family: Cyclone II Add Nios II Processor 50.0 External . ⊞-Bridges and Adapters Remove usb clk External 60.0 i ⊟interface Protocols ± Legacy Components ■ Memories and Memory Controllers . ⊞--Memory Module Name Description Clock Base Peripherals ...PLL ...USB USB20HR -- SLS ⊞...Video and Image Processing Add Edit A Move Up Move Down Address Map. Filter.. Warning: The selected device family Cyclone II does not match the Quartus project setting Stratix II. ◀ Prev Exit Help Next > Generate

Figure 2-2. SOPC Builder -System Contents Tab

## Define the System in SOPC Builder

After creating project in SOPC builder, now to define the system in SOPC Builder follow the procedure mentioned below:

#### **Specify Target Hardware Settings**

The functionality of the SOPC Builder system depends on the hardware on which it will run. Thus, specifying the target board is the first step in creating a system according to your requirement.

- 1. Select the System Clock Frequency as 50 Mhz.
- 2. Select the **usb\_clk** as a **60Mhz**. This is because the USB20HR IP needs 60 MHz.

### Adding CPU & Peripherals

This section describes adding following modules to the SOPC Builder.

- Nios II 32-bit CPU
- JTAG UART
- USB20HR
- Avalon-MM Tristate Bridge
- SSRAM
- On-chip Memory
- DMA
- PLL
- PIO

#### Add the Nios II 32-bit CPU

To add the Nios II 32-bit CPU, named CPU, perform the following steps:

- 1. Under Avalon Modules, select **Nios II Processor Altera Corporation**.
- 2. Double click to **Add.** The Nios II configuration wizard titled **Nios II Processor cpu displays.**
- **3.** Specify the following options under the **Nios II Core tab**.
  - Select the processor core: Nios II/s.
  - Keep Hardware multiply: None see Figure 2-3.



You can also select **Nios II/f processor** for better performance.




Figure 2-3. Nios II Processor - CPU Configuration Wizard

**4.** Select settings for Nios II core as shown in Figure 2-4.




Figure 2-4. Nios II Core Options - Caches & Tightly Coupled Memories Configuration Wizard

**5.** Click the **JTAG Debug Module** tab and choose the **highlighted** tab as shown in Figure 2-5.

Nios II Processor - cpu Nios II Processor Documentation 1 Parameter JTAG Debug Module Core Nios II Caches and Memory Interfaces Advanced Features **Custom Instructions** JTAG Debug Module Select a debugging level: O No Debugger ● Level 1 OLevel 2 OLevel 3 OLevel 4 JTAG Target Connection JTAG Target Connection JTAG Target Connection JTAG Target Connection **Download Software** Download Software Download Software Download Software Software Breakpoints Software Breakpoints Software Breakpoints Software Breakpoints 2 Hardware Breakpoints 2 Hardware Breakpoints 4 Hardware Breakpoints 2 Data Triggers 2 Data Triggers 4 Data Triggers Instruction Trace Instruction Trace **Data Trace** On-Chip Trace On-Chip Trace Off-Chip Trace No LEs 300-400 LEs 800-900 LEs 2400-2700 LEs 3100-3700 LEs No M4Ks Two M4Ks Two M4Ks Four M4Ks Four M4Ks Break Vector Offset: 0x20 Memory: cpu\_0 0x00200820 Advanced Debug Settings OCI Onchip Trace: 128 Frames Automatically generate internal 2X clock signal Help Advanced debug licenses can be purchased from FS2, www.fs2.com Cancel | < Back | Next > | Finish

Figure 2-5. Nios II Options - JTAG Debug Module

**6.** Click **Finish** & you are returned to the main SOPC Builder window.

R.


You will see errors in the SOPC Builder message display. However, the issue causing the errors are resolved when the rest of the elements are added to the design. At this stage error messages can be safely ignored.

#### Add the JTAG UART

This Nios II design includes one JTAG UART interface component, which is added to reduce the number of connections necessary to 'talk' to the Nios II. To add this peripheral perform the following steps:

 Select Interface Protocol>Serial> JTAG UART and click Add. The JTAG UART - jtag\_uart wizard displays as shown in Figure 2-6.

Figure 2-6. JTAG UART Configuration Wizard




2. Accept the default options by clicking Finish.

#### Add the USB20HR

To add USB20HR, double click on **USB > USB20HR -- SLS.** IP Megawizard opens. See Figure 2-7.

Figure 2-7. USB20HR IP Tool-bench



#### 1. Under Enable Simulation Option:


- Type **0** while you are Designing the USB20hr System from Scratch.
- Type **1** while simulating the USB20hr System.
- **2.** For UTMI, type **1** and for ULPI type **0** under **UTMI/ULPI** Option.
- **3.** Under Hex File Path, type the Hex file path. The Hex file is located at *<USB20HR IP installation path>\hardware\component\hdl.*
- Click Finish. You will return to SOPC Builder System content tab window.
- Select USB\_clk under clk option of USB20HR component in SOPC Builder

After the IP is added, please note that this IP is encrypted one. To use this IP follow the steps below:

- Open the Quartus II > Tool > License Setup...
- Then under License Setup/ License file edit combo box. Add semicolon & type the license file path of USB20HR IP.

- Make sure that you have given the license file extension ". dat".
- **6.** Then Click **OK.** & reopen the **Quartus II > Tool > License Setup...** You will see as displayed in Figure 2-8.

Figure 2-8. License Setup



#### Add the Avalon-MM Tristate Bridge

For the Nios II system to communicate with memory external to the FPGA on the Nios II Development Kit (2C35), you must add a bridge between the Avalon bus. To add this:

Select Bridges and Adapters>Memory Mapped >
 Avalon-MM Tristate Bridge and click Add. The Avalon-MM
 Tristate Bridge - tri\_state\_bridge wizard displays.
 See Figure 2-9.

Avalon-MM Tristate Bridge

Avalon-MM Tristate Bridge

Documentation

Parameter Settings

Incoming Signals

Registered
Increases off-chip fmax, but also increases latency.

Not registered
Reduces latency, but also reduces fmax.
Note: Check the input setup times analysis in the Quartus compilation report to be sure your bus inputs meet system-level timing requirements.

Outgoing address and control signals are always registered.

Figure 2-9. Avalon Tristate Bridge Configuration Wizard- Incoming Signals Tab

#### 2. Click Finish.

#### Add the SSRAM

Depending on which hardware you are using, user has to select the external SRAM or any memory. To add SRAM perform the following steps:

Cancel

< Back

Next >

Finish

 Select Memories and Memory controller > SRAM>Cypress CY7C1380C SSRAM. You will see SRAM Configuration wizard as shown in Figure 2-7. Set the following options:

Memory Size: 2

Read latency: 2




Figure 2-10. SSRAM Configuration Wizard

#### 2. Click Finish.

#### Add the On-chip Memory

On-Chip RAM is used as a data storage memory into SOPC builder system. To add on chip memory into SOPC builder system perform following steps.

- Select Memories and Memory Controllers -> On -Chip>
   On -Chip Memory (RAM or ROM) and then click on Add.
- **2.** Change settings as shown in Figure 2-11.

June 2008




Figure 2-11. On-Chip Memory Configuration Wizard

3. Click on Finish.

#### Add the PIO

To provide an interface for the LEDs, add the PIO.

 Select PIO(Parallel I/O) under Peripherals>Micro Controller Peripheral>PIO and click Add. The PIO-pio wizard displays as shown in Figure 2-12.



Figure 2-12. PIO Configuration Wizard

- 2. Under Basic Settings tab, specify the following options: See
  - Width: 8 bits
  - Direction: **Output ports** only
- **3.** Click **Finish.** You are returned to the Altera SOPC Builder-nios32 window.


#### Add the DMA

To access FIFO directly in the core, add DMA. To add DMA follow the steps below:

 Select DMA under Memories and Memory Controller>DMA> DMA Controller and click Add. The DMA Controller - dma wizard displays as shown in Figure 2-13.

- 2. Under DMA parameter tab, specify following settings:
  - Under Transfer Size, type "**13bit**" in the width of DMA length register box.
  - Under FIFO Implementation, select "Construct FIFO from embedded memory blocks".

Figure 2-13. Avalon DMA Controller Configuration Wizard




- 3. Click **Finish**. You will return to SOPC builder system content tab.
- **4.** Connect DMA read and write master with USB20HR and SRAM.
- 5. Set Clock: 60 MHZ (USB2.0 Clock).

#### Add the PLL

To provide the direct clk to the SSRAM, PLL is used. Select **PLL** under **PLL** and click **Add.** You will see the **PLL Configuration Wizard** as shown in Figure 2-14.

Figure 2-14. PLL Configuration Wizard



1. Click on the **Launch Altera's ALTPLL MegaWizard**. You will see the MegaWizard Plug-In Manager[Page 1] as shown in Figure 2-15.

MegaWizard Plug-In Manager [page 1 of 8] ALTPLL <u>A</u>bout <u>D</u>ocumentation General/Modes > Inputs/Lock > Clock switchover Currently selected device family: altplipli Match project/default jnclk0 c0, Able to implement the requested PLL inclk0 frequency: 50,000 MHz Operation Mode: Normal Clk Ratio Ph (dg) DC (%) c0 1/1 0.00 50.00 General Cyclone II Any Which device speed grade will you be using? ☐ Use military temperature range devices only 50.00 MHz 🗸 What is the frequency of the inclock0 input? ☐ Set up PLL in LVDS mode Not Available 🗸 Mbps PLL type Which PLL type will you be using? Select the PLL type automatically Operation mode How will the PLL outputs be generated? Use the feedback path inside the PLL In Normal Mode In Source-Synchronous Compensation Mode O In Zero Delay Buffer Mode With no compensation O Create an 'fbin' input for an external feedback (External Feedback Mode)

Figure 2-15.MegaWizard Plug-In Manager [Page 1 of 8]

- 2. Type 50 under What is the frequency of the inclock0 input?.
- **3.** Keep the default settings as shown in Figure 2-15.
- **4.** Press **Enter.** See Figure 2-17.




Figure 2-16.MegaWizard Plug-In Manager [Page 2 of 8]

- 5. Check Create "locked" output under Lock output.
- Press Enter.
- 7. Press Enter. You will go on to the 4th page of the wizard Figure 2-17.





Figure 2-17.MegaWizard Plug-In Manager [Page 4 of 8]

- **8.** Check **Use this clock** checkbox.
- **9.** Select **Enter output clock parameters:** under **Clock Tap Settings**. Set the following options:
  - Clock multiplication factor: 17
  - Clock division factor: 10
  - Clock phase shift: **-4.80** ns
  - Clock duty cycle: 50

**10.** Press **Enter.** You will go on to the 6th page of the wizard. See Figure 2-18.


Figure 2-18.MegaWizard Plug-In Manager [Page 6 of 8]



- 11. Check Use this clock checkbox.
- **12.** Select **Enter output clock parameters:** under **Clock Tap Settings**. Set the following options:
  - Clock multiplication factor: 17
  - Clock division factor: 10
  - Clock phase shift: 0.00 ps

- Clock duty cycle: **50**
- **13.** Press **Enter.** You will go on to the 8th page of the wizard. See Figure 2-19.

Figure 2-19.MegaWizard Plug-In Manager [Page 8 of 8]



- **14.** Press **Enter.** You will return to PLL Configuration Wizard. See Figure 2-14.
- 15. Click on Finish.

After adding all components, the SOPC builder system will look like as shown in Figure 2-20.




Figure 2-20.SOPC Builder System After Adding all Components

Now, arrange all components and provide the clock to each component as shown in Figure 2-21. Also rename the **clocks** under **clock settings** as shown in Figure 2-21.




Figure 2-21. Final View of the SOPC Builder System

Click on the Module name **CPU**. You will return to the **Nios II Processor - CPU Configuration Wizard**. Specify following options:


- Reset Vector Memory: SSRAM
- Exception Vector Memory: SSRAM

## Generating the System

To generate the design logic, perform the following steps.

- 1. Click the System Generation tab.
- **2.** Make the following settings under **Options** in **System Generation** tab. See Figure 2-22.
  - Simulation:
    - If you are designing the USB20HR system from scratch, uncheck this box.
    - If you are simulating the USB20HR system, check this box.

Figure 2-22. Generating the System



- 3. Click Generate.
- When generation is complete, the SYSTEM GENERATION COMPLETED message displays.



Do NOT exit SOPC Builder at this point. We will return to this window prior to testing the system with software.

# Integrate the SOPC Builder System into Quartus II

You have now created your SOPC builder system to evaluate USB20HR IP. Now compile this system with other necessary logic in quartus II software for generating programming file.


### Adding the Quartus II Symbol to the BDF

During generation, SOPC Builder creates a symbol of the System Top, for use in Quartus II. You can add this symbol to your BDF. To add the symbol perform the following steps:

1. Select File (menu) > New.


2. Under Device Design Files, highlight **Block Diagram/Schematic File**. See Figure 2-23.

Figure 2-23. New Block Design File



- 3. Click OK
- **4.** Return to the Quartus II software and double click anywhere inside the **BDF window**. The Symbol dialog box appears.
- 5. In the Symbol dialog box, Click on **Project** to expand Project directory.
- **6.** Click on the project **usb20hr\_refdes.** A large symbol will appear representing the Nios II system module you just created. See Figure 2-24.

Figure 2-24. BDF Dialogbox




- 7. Click **OK**. The Symbol dialog box closes and an outline of the System Top symbol is attached to the pointer.
- **8.** Place the symbol in the block design schematic files.
- Choose Save.
- **10.** Similarly add input, output pins into design schematic file and make a connection of those pins as shown in Figure 2-25. and Figure 2-26.
- 11. Now assign input output pins for UTMI as shown in Figure 2-25. and for ULPI as shown in Figure 2-26.



If you are designing a system for another board then you will have to do pin assignment according to FPGA IO pins assignment of that board. For pin

assignments refer Appendix A. The pin assignments are given for connection of USB Snap On Board on Santa Cruz headers J11,J12,J13.

Figure 2-25.Final BDF for UTMI Interface



Quartus II File Edit View Project Assignments Processing Tools Window Help ) 😅 🖫 💋 🎒 🐰 🖺 🔒 🔊 🖂 usb20hr\_pi\_n2\_2c35 usb20hr\_pi\_n2\_2c35.bdf\* usb20hr refdes ٦ SUTFUT STAM\_CK out\_port\_from\_the\_pio[7..0 looked\_from\_the\_pl SUTPUT" address\_to\_the\_ssram(20..0) adso\_n\_to\_the\_ssram bwe n to the ssram ohipenable1\_n\_to\_the\_ssram data\_to\_and\_from\_the\_ssram(31..0) of penabel in bothe extraction data to and from the extraorant (0) (1) oripoterable in to the extraorant. Dir\_to\_the\_usb20hr\_0 Not\_to\_the\_usb20hr\_0 Data to and from the usb20hr 017.01 Stp\_from\_the\_usb20hr\_0

Figure 2-26.Final BDF for ULPI Interface

### **Device Settings**

Device settings will depend on board used for reference design. Device setting for this design for Nios II Development Kit (2C35) is given below.

BUTFUT

To do device settings follow the steps below:

- 1. Choose Assignment>Settings.
- 2. Select **Library** under **Category** and add the path of the USB20HR component as shown in Figure 2-27.





Figure 2-27. Library Settings

- 3. Under Category select Device.
- **4.** Under **Device tab** select **Cyclone II** family. See Figure 2-28.
- **5.** Specify following options in the Available Devices list see Figure 2-28.
  - Package: Any
  - Pin Count: 672
  - Speed grade: 6
  - Available Devices: EP2C35F672C6

Figure 2-28.Device Settings



- 6. Click on Device & Pin Options.
- 7. Specify following options under **Configuration** tab see Figure 2-29.
  - Configuration scheme: Active Serial (can use Configuration Device)
  - Configuration device: EPCS64
  - Check on Generate Compressed Bitstream.

June 2008




Figure 2-29. Configuration Tab Settings

- 8. Click on Unused Pins Tab.
- 9. Click on As inputs, tristated under Unused pins tab. See Figure 2-30.




Figure 2-30. Unused Pins Tab Settings

- **10.** Remain **Default settings** for all other tabs.
- 11. Click on OK.
- **12.** Click on **Analysis and Synthesis** settings and do settings according to Figure 2-31.

Settings - usb20hr\_pi\_n2\_2c35 Category: General Analysis & Synthesis Settings Files Libraries Specify options for analysis & synthesis. These options control Quartus II Integrated Synthesis and do not affect VQM or EDIF netlists unless WYSIWYG primitive resynthesis is enabled. Device ⊕ Operating Settings and Conditions Optimization Technique Auto Global Options (MAX Devices Only) ± EDA Tool Settings √ Clock C Speed 🖮 Analysis & Synthesis Settings Balanced Output Enable VHDL Input Register Control Signals C Area Verilog HDL Input Default Parameters Create debugging nodes for IP cores Synthesis Netlist Optimizations 🖶 Fitter Settings Auto DSP Block Replacement ✓ Auto Open-Drain Pins - Physical Synthesis Optimizations ✓ Auto ROM Replacement Auto Parallel Expanders - Timing Analysis Settings Auto RAM Replacement Power-Up Don't Care — TimeQuest Timing Analyzer Auto RAM Block Balancing - Classic Timing Analyzer Repor Restructure Multiplexers: Assembler - Design Assistant Normal compilation • PowerPlay power optimization: SignalTap II Logic Analyzer HDL Message Level: Level2 Advanced.. Logic Analyzer Interface 🔄 Simulator Settings More Settings... Simulation Verification Description: Simulation Output Files PowerPlay Power Analyzer Settings OK Cancel

Figure 2-31. Analysis and Synthesis Settings

#### Compiling the Design


During compilation, the Compiler locates & processes all design and project files, generates messages & reports related to the current compilation, creates the **SRAM object file** (.sof) as well as any optional programming files.

To compile the **usb20hr\_pi\_n2\_2C35** design, follow these steps:

1. Choose **Start Compilation** (Processing menu), or click the **Start Compilation** toolbar button. If you get a message asking if you want to save the changes you made the BDF file, choose **Yes**.

**2.** When compilation completes, you can view the results in the Status window. See Figure 2-32.

Figure 2-32. Compilation Report Window



## 3. Programming




After successful compilation, the Quartus II Compiler generates one or more programming files that the Programmer uses to program or configure a device.

# Configure an FPGA

To program your design, follow these steps:

- 1. Choose **Programmer** (**Tool menu**). The Programmer window opens.
- **2.** In the Mode list select **Active Serial** or **JTAG**. If user selects active serial mode, **.pof** appears else if jtag is selected **.sof** appears.
- **3.** Click **Hardware Setup** to configure the programming hardware, see Figure 3-1.


Figure 3-1. Hardware Setup



4. Under Hardware Settings tab select USB Blaster or Byte BlasterII (LPT1) in the Currently selected hardware

- 5. Click **Close** to exit the Hardware Setup window.
- **6.** In the Programmer window, turn on **Program/Configure**. See Figure 3-2.

Figure 3-2. Programmer Window



- 7. Click Start.
- **8.** User can see the progress as shown in Figure 3-2.



# 4. Running the Project in Nios II System

The design that we have created is for the Cyclone II board. We will run a simple test application of port interface on the Cyclone II board using USB Interface. We will be using Nios II Integrated Development Environment (IDE) to run our software on top of Nios II System.

Start **Nios II IDE** by following one of the two options

Start>programs>altera>Nios II Development Kit 7.2>Nios II IDE

or

Click **System Generation tab** of the SOPC Builder window then click the **Run Nios II IDE button.** 

### Creating the Project

- 1. Select File > New C/C++ Application.
- 2. Select Project Template "slsusb2.0 Portinterface".
- In SOPC Builder System option, under Select Target Hardware browse your system.ptf (usb20hr\_refdes.ptf) file. See Figure 4-1.




Figure 4-1. Creating USB Project Sample Application


- **4.** This template loads the required **source** (.c) file into the project.
- **5.** After making above settings click **Next** and then **Finish**. It will create the project.

# System Library Settings

- 1. Right click on the created project, under system library Property. Select ssram as Program memory, Read-only data memory, Read/write memory, Heap memory, Stack memory. see Figure 4-2.
- 2. Select **jtag\_uart** in stdin, stderr, stdin toolbar. This is a cable through which program will run in Nios II IDE.
- 3. Select the checkbox option **modelsim only, no hardware support** under system library contents, if you want to perform simulation.

June 2008

Figure 4-2. System Library Settings



- **4.** For getting more speed user has to do following settings which optimizes the c application core.
  - Click on C/C++ Build --> Select Tool Settings Tab --> Select General in Nios II compiler option and select optimization level -o3.
  - Right Click on project and select properties option. Click on C/ C++ Build --> Select Tool Settings Tab --> Select General in Nios II compiler option and select optimization level -o3.


## Building and Managing the Project

#### Compile C Application

To compile C Application, perform the following steps:

1. To build your project, right click on your project in the navigator pane and select **Build Project**. See Figure 4-3..

Figure 4-3. Building the Project




## Running the Program on Nios II System

2. When the build process successfully completes, you can run the project. After Successful running the project on hardware you can see window as shown in Figure 4-4.

To run your program on the development board, perform the following steps:

- Choose Run > Run in the main Nios II IDE window.
- 2. Double Click on **Nios II Hardware (RAM) in the Configurations browser** on the left-hand side. The Run window displays.
- 3. If you have more than one JTAG cable connection, then you will need to select the Target Connection tab and choose the cable that is connected to your board from the JTAG cable pull down menu.
- 4. Accept the **Default** and click **Run**.
- 5. On successful download, you should see as shown in Figure 4-4.below.


Figure 4-4. Program Downloaded Successfully



#### **Device Detection**

- 1. Now connect the **USB cable**, one end at the back of the PC and other to USB B-type connector.
- 2. If you are using this IP for the first time then you will see "New Hardware found" Wizard. Browse for the driver files located at <USB20HR Installation Path>\usb20hr\_licensetype>\\software\\driver\win2k xp x32.
- 3. Click on SLSUSBView from <USB20HR Installation Path>\undersignal usb20hr\_licensetype>\software\utilities\usbview. You will see the device connected on port where you connect your USB cable. For Bulk transfer you will see "Device Connected: slsusb2.0 device". See Figure 4-5.

Figure 4-5. SLSUSBView



- 4. Now open the portinterface from the following path. <USB20HR Installation Path>\usb20hr\_licensetype>\software\utilities\portinterface.
- For use of portinterface Application, refer readme.txt file in 
   USB20HR Installation Path>\usb20hr\_licensetype>\software\utilities\portinterface.



<USB20HR Installation Path> is the installation directory. The default
installation directory is c:\altera\<version #>\ip\sls. licensetype> is the IP
Core license type. The licensetype can be ocp\_eval or oc\_full.

This is the hardware tutorial you learned for the Nios II Development Kit (2C35). By this way, you can make the USB 2.0 system for any board by adding or removing the components as per your requirement.



# 5. Simulating the System in Modelsim Using Nios II IDE

We will run a simple test application of port interface on the modelsim to perform simulation of the design. We will be using Nios II Integrated Development Environment (IDE) to run our software on top of Nios II System.

Start NIOS II IDE by following one of the two options

Start>programs>altera>Nios II Development Kit 7.2>NiosII IDE

 $\mathbf{or}$ 

Click **System Generation tab** of the SOPC Builder window then click the **Run NiosII IDE button.** 

## Creating the Project

For creating the project, follow the steps mentioned in "Creating the Project" on page 39 of chapter 4.

# System Library Settings

For system library settings, follow the steps mentioned in "System Library Settings" on page 40 of chapter 4.

## Building and Managing the Project

For building and managing the project, follow the steps mentioned in "Building and Managing the Project" on page 41 of chapter 4.

After successfully building the system and before running the program, do the following modifications in **usb20hr\_refdes.v** file:

- 1. The USB20HR component uses Mega wizard RAM for enumeration data and for endpoint buffer memory, so simulation within ModelSim-Altera 6.1g add "define USE\_convert\_hex2ver" in User comment area of usb20hr refdes.v file. See Figure 5-1.
- 2. Now to perform a simulation of the design you will need ".VO" file for USB20HR component. Select usb20hr\_0.vo file from the following path:

<USB20HR IP installation path>\usb20hr\_licensetype>\hardware\

#### simulation\utmi

and copy and add this file into current project directory. Also include this file into usb20hr\_refdes.v file. See Figure 5-1.



If you want to perform a simulation of ULPI interface then select **usb20hr\_0.vo** file from the following path: <*USB20HR IP installation path>*\**usb20hr\_**<*licensetype>* \**hardware\ simulation\ulpi** 

**3.** Create an instance of **usb20hr\_0\_test\_component** into test bench area of **USB20hr\_refdes.v** file. See Figure 5-2.

Figure 5-1. usb20hr\_refdes.v file (Part 1)

```
// (ALTERA_NOTE) CODE INSERTED BETWEEN HERE
// AND HERE WILL BE PRESERVED </ALTERA NOTE>
// If user logic components use Altsync_Ram with convert_hex2ver.dll,
// set USE_convert_hex2ver in the user comments section above
 define USE_convert_hex2ver
   ifdef USE convert hex2ver
   else
   define NO_PLI 1
   endif
`include "d:/tools/altera/72/quartus/eda/sim_lib/altera_mf.v"
include "d:/tools/altera/72/quartus/eda/sim_lib/220model.v"
include "d:/tools/altera/72/quartus/eda/sim_lib/sgate.v"
include "usb20hr_0.vo"
                pio.
 include "cpu_test_bench.v"
include "cpu_jtag_debug_module.v"
 include "cpu_jtag_debug_module.v"
include "cpu_jtag_debug_module_wrapper.v"
include "cpu.vo"
include "clock_0.v"
include "sdram.v"
 include "sdram_test
include "clock_3.v"
include "clock_2.v"
               sdram_test_component.v"
 include "dma.v"
include "jtag_uart.v"
include "clock_1.v"
`timescale 1ns / 1ps
module test_bench
```

June 2008

#### Figure 5-2. usb20hr\_refdes.v file (Part 2)

```
ext_ssram the_ext_ssram
                                   (address_to_the_ext_ssram[20 : 2]),
(adsc_n_to_the_ext_ssram),
(bw_n_to_the_ext_ssram),
(bwe_n_to_the_ext_ssram),
           address
           adsc_n
           bw n
           bwe_n
          .chipenable1_n
                                   (chipenable1_n_to_the_ext_ssram),
          .clk
                                    (clk_85),
           data
                                    (data_to_and_from_the_ext_ssram)
           outputenable_n (outputenable_n_to_the_ext_ssram),
           .reset_n
                                   (reset_n)
usb20hr_0_test_component_the_usb20hr_0_test_component
                            (Data_to_and_from_the_usb20hr_0),
           Data
           LineState (LineState_to_the_usb20hr_0),
OpMode (OpMode_from_the_usb20hr_0),
           RxActive
                            (RxActive_to_the_usb20hr_0),
                           (RxError to the usb20hr_0),
(RxError to the usb20hr_0),
(RxValid_to_the_usb20hr_0),
(SuspendM_from_the_usb20hr_0),
(TermSel_from_the_usb20hr_0),
(TxReady_to_the_usb20hr_0),
(TxValid_from_the_usb20hr_0),
           RxError
           RxValid
           SuspendM
           TermSel
           TxReady
           TxValid
           XcvSelect (XcvSelect_from_the_usb20hr_0),
           .clk
                            (usb_clk)
           usb_vbus
                           (usb_vbus_to_the_usb20hr_0),
(Dir_to_the_usb20hr_0),
(Nxt_to_the_usb20hr_0),
(Stp_from_the_usb20hr_0)
           Dir
           Nxt
           Stp
       ):
```



- 1. If you are using name of the component different then the **usb20hr\_0** inside the SOPC builder then accordingly you will have to modify the name inside the port mapping area.
- **2.** Also make sure that the .vo file and its module name have the same name as the USB component name used in the SOPC builder.
- **3.** During UTMI simulation ULPI signals will be floating and similarly during ULPI simulation UTMI signals will be floating.

#### Running the Program on Nios II System

To run your program on Nios II Model Sim, perform the following steps:

- To run the program Right click on the project. Click on the Run As Nios II Model Sim
- 2. You will see that the ModelSim Altera 6.1g will be opened automatically.
- 3. Right click in Workspace select Add to Project --> Exiting File.

- 4. Browse the **Enum\_ram.hex** file from this path < USB20HR IP Installation Directory>|usb20hr\_licensetype> \hardware\component.
- **5.** Click on **Copy to project directory**. See Figure 5-3.

Figure 5-3. Adding Enum\_ram.hex file



6. Type 's' command in the command prompt of the ModelSim-Altera 6.1g. The design gets compiled but will not be loaded into the simulation workspace.



- USB20HR IP uses precompiled library so in order to use precompile part, user need to create a simulation configuration and the precompile library as explained in following two steps.
- 7. On the left hand side of the ModelSim-Altera 6.1g, in the "workspace" part, right click and select add to "project / simulation configuration".
- **8.** Select **test\_bench** to simulate from "**design /work/**"
  - Under library browse to the path where precompiled parts are placed.

<USB20HR IP installation path>\usb20hr\_<licensetype>\
hardware\simulation\ulpi\ usb20hr\_ulpi\_lib\_6.1g. or

<USB20HR IP installation path>\usb20hr\_<licensetype>\
hardware\simulation\utmi\usb20hr\_utmi\_lib\_6.1g.

Here select **usb20hr\_utmi\_lib\_6.1g** for **UTMI simulation.** (precompile library version should be same as ModelSim-Altera 6.1g version)


• Under **library** browse to the path where **altera\_mf** is placed. <ALTERA Installation Path>|ModelTech\_ae\altera\Verilog



If you are simulating for ULPI, select the library as **usb20hr ulpi lib 6.1g**.


- **9.** Click **OK**. Now you are ready to start simulation. Double click on the new **generated simulation configuration**, the design gets loaded.
- **10.** Right click on the **instances** you want to simulate and add to the **wave** window as shown in the Figure 5-4.


Figure 5-4. Adding Instance to Wave Window



- 11. Now type Run-all to run the test component. This will take few minutes.
- **12.** You will see different Waveform generated as shown in simulation waveform window. See Figure 5-5., Figure 5-6., Figure 5-7.

- This behavioral model is for the host. Host resets the device and waits for Chirp K from the device to start speed negotiation. You will see a message on the ModelSim-Altera 6.1g console.
- After that host **sends the chirp sequence**(KJKJKJ) for the speed negotiation with the device in the reset mode. See Figure 5-5.
- Later then, word enumeration process will start. In enumeration
  process host grabes the necessary information about the
  descriptors from the device for further communication. See
   Figure 5-6. (host reads 1st descriptor.)
- In data Transfer mode(Bulk Out) host transfers 4 byte address (00220000) and 4byte data(11223344) with write operation opcode for port interface application to the device See Figure 5-7.










Figure 5-6. Simulation Waveform Window-Showing reading of 1st descriptor





You have learned here the steps for simulating the system with USB20HR IP, acting as an avalon slave, and Nios II processor acting as an avalon master. Similiarly, you can simulate and verify your own system.



# Appendix A: Pin Assignments for Nios II Development Kit (2C35)

Table 5-1 shows the pin assignments for the Nios II Development Kit (2C35).

Table 5-1. Pin Assignments for the Nios II Development Kit (2C35)		
FPGA Pin No.	Pin Name	
PIN_N26	usb_clk	
PIN_B13	clk_in	
PIN_AB3	address_to_the_ext_ssram[0]	
PIN_AB4	address_to_the_ext_ssram[1]	
PIN_G5	address_to_the_ext_ssram[2]	
PIN_G6	address_to_the_ext_ssram[3]	
PIN_C2	address_to_the_ext_ssram[4]	
PIN_C3	address_to_the_ext_ssram[5]	
PIN_B2	address_to_the_ext_ssram[6]	
PIN_B3	address_to_the_ext_ssram[7]	
PIN_L9	address_to_the_ext_ssram[8]	
PIN_F7	address_to_the_ext_ssram[9]	
PIN_L10	address_to_the_ext_ssram[10]	
PIN_J5	address_to_the_ext_ssram[11]	
PIN_L4	address_to_the_ext_ssram[12]	
PIN_C6	address_to_the_ext_ssram[13]	
PIN_A4	address_to_the_ext_ssram[14]	
PIN_B4	address_to_the_ext_ssram[15]	
PIN_A5	address_to_the_ext_ssram[16]	
PIN_B5	address_to_the_ext_ssram[17]	
PIN_B6	address_to_the_ext_ssram[18]	
PIN_A6	address_to_the_ext_ssram[19]	

Table 5-1. Pin Assignments for the Nios II Development Kit (2C35)		
FPGA Pin No.	Pin Name	
PIN_C4	address_to_the_ext_ssram[20]	
PIN_G9	adsc_n_to_the_ext_ssram	
PIN_M3	bw_n_to_the_ext_ssram[0]	
PIN_M2	bw_n_to_the_ext_ssram[1]	
PIN_M4	bw_n_to_the_ext_ssram[2]	
PIN_M5	bw_n_to_the_ext_ssram[3]	
PIN_C7	chipenable1_n_to_the_ext_ssram	
PIN_L2	data_to_and_from_the_ext_ssram[0]	
PIN_L3	data_to_and_from_the_ext_ssram[1]	
PIN_L7	data_to_and_from_the_ext_ssram[2]	
PIN_L6	data_to_and_from_the_ext_ssram[3]	
PIN_N9	data_to_and_from_the_ext_ssram[4]	
PIN_P9	data_to_and_from_the_ext_ssram[5]	
PIN_K1	data_to_and_from_the_ext_ssram[6]	
PIN_K2	data_to_and_from_the_ext_ssram[7]	
PIN_K4	data_to_and_from_the_ext_ssram[8]	
PIN_K3	data_to_and_from_the_ext_ssram[9]	
PIN_J2	data_to_and_from_the_ext_ssram[10]	
PIN_J1	data_to_and_from_the_ext_ssram[11]	
PIN_H2	data_to_and_from_the_ext_ssram[12]	
PIN_H1	data_to_and_from_the_ext_ssram[13]	
PIN_J3	data_to_and_from_the_ext_ssram[14]	
PIN_J4	data_to_and_from_the_ext_ssram[15]	
PIN_H3	data_to_and_from_the_ext_ssram[16]	
PIN_H4	data_to_and_from_the_ext_ssram[17]	
PIN_G1	data_to_and_from_the_ext_ssram[18]	
PIN_G2	data_to_and_from_the_ext_ssram[19]	
PIN_F2	data_to_and_from_the_ext_ssram[20]	

Table 5-1. Pin Assignments for the Nios II Development Kit (2C35)		
FPGA Pin No.	Pin Name	
PIN_F1	data_to_and_from_the_ext_ssram[21]	
PIN_K8	data_to_and_from_the_ext_ssram[22]	
PIN_K7	data_to_and_from_the_ext_ssram[23]	
PIN_G4	data_to_and_from_the_ext_ssram[24]	
PIN_G3	data_to_and_from_the_ext_ssram[25]	
PIN_K6	data_to_and_from_the_ext_ssram[26]	
PIN_K5	data_to_and_from_the_ext_ssram[27]	
PIN_E2	data_to_and_from_the_ext_ssram[28]	
PIN_E1	data_to_and_from_the_ext_ssram[29]	
PIN_J8	data_to_and_from_the_ext_ssram[30]	
PIN_J7	data_to_and_from_the_ext_ssram[31]	
PIN_D5	outputenable_n_to_the_ext_ssram	
PIN_J9	bwe_n_to_the_ext_ssram	
PIN_D7	ssram_adsp_n	
PIN_H10	ssram_adv_n	
PIN_E5	sram_clk	
PIN_C5	pld_clear_n	
PIN_AC10	out_port_from_the_led_pio[0]	
PIN_W11	out_port_from_the_led_pio[1]	
PIN_W12	out_port_from_the_led_pio[2]	
PIN_AE8	out_port_from_the_led_pio[3]	
PIN_AF8	out_port_from_the_led_pio[4]	
PIN_AE7	out_port_from_the_led_pio[5]	
PIN_AF7	out_port_from_the_led_pio[6]	
PIN_AA11	out_port_from_the_led_pio[7]	
For UTMI Interface		
PIN_M21	SnapOnReset	
PIN_V24	UNI-BIDI	

Table 5-1. Pin Assignments for the Nios II Development Kit (2C35)		
FPGA Pin No.	Pin Name	
PIN_V26	DataBus16_8	
PIN_V23	linestate[0]	
PIN_V25	linestate[1]	
PIN_H25	rxactive	
PIN_J24	rxerror	
PIN_H26	rxvalid	
PIN_T23	txready	
PIN_P17	usb_vbus	
PIN_J26	Xcvselect	
PIN_R17	txvalid	
PIN_K24	termselect	
PIN_K19	suspendm	
PIN_J25	opmode[0]	
PIN_K23	opmode[1]	
PIN_E25	usbdata[0]	
PIN_F24	usbdata[1]	
PIN_F23	usbdata[2]	
PIN_J21	usbdata[3]	
PIN_J20	usbdata[4]	
PIN_F25	usbdata[5]	
PIN_F26	usbdata[6]	
PIN_N18	usbdata[7]	
For ULPI Interface		
PIN_U21	usbdata[0]	
PIN_P17	usbdata[1]	
PIN_T19	usbdata[2]	
PIN_R17	usbdata[3]	
PIN_R19	usbdata[4]	

Table 5-1. Pin Assignments for the Nios II Development Kit (2C35)		
FPGA Pin No.	Pin Name	
PIN_U26	usbdata[5]	
PIN_T17	usbdata[6]	
PIN_T18	usbdata[7]	
PIN_V26	phy_cs_n	
PIN_V24	Phy_reset_n	
PIN_V25	Dir	
PIN_V23	Nxt	
PIN_U20	Stp	