

Addition and Subtraction with signed - 2's Complement Data

The addition of two numbers in signed - 2's complement form consists of adding the no.s with the sign bits treated the same as the other bits of the no. A carry-out of the sign-bit position is discarded. The subtraction consists of first taking the 2's complement of the subtrahend and then adding it to the minuend. When two no.s of n digits each are added and the sum occupies $n+1$ digits, we say that an overflow has occurred. An overflow can be detected by inspecting the last two carries out of the addition. When two carries are applied to an XOR gate, the output of the gate is equal to 1. The register configuration for the same hardware implementation is shown below. This is the same configuration as the leftmost register is now.