


# LMR60410-Q1 3V to 36V, 1A, Automotive, Synchronous, Buck Converter Optimized for High Power Density, Low EMI, and Low Output Capacitance

#### 1 Features

- · Functional Safety-Capable
  - Documentation available to aid functional safety system design
- AEC-Q100 qualified for automotive applications
  - Device temperature grade 1: –40°C to 125°C ambient operating temperature range
- Wide operating input voltage: 3V to 36V (42V absolute maximum)
- Pin programmable output voltage options available in fixed 3.3V/ADJ and 5V/ADJ
  - Adjustable output voltage range from 1V to 20V
- Low minimum t<sub>ON</sub> (30ns typical)
- Optimized for low electromagnetic interference (EMI) requirements:
  - Low inductance HotRod<sup>™</sup> QFN package
  - Advanced spread spectrum options available
- Programmable switching frequency from 200kHz 2.2MHz
- FPWM, PFM, or external frequency synchronization available
- Ultra-low quiescent current
  - Shutdown current: 0.65µA
  - Standby current: 5µA
- Designed for scalable power supplies
  - Pin compatible with LMR60406-Q1, LMR60420-Q1, LMR60430-Q1, and LMR60440-Q1
- Power-Good output for power sequencing

# 2 Applications

- Automotive infotainment and cluster
- Automotive driver assistance systems
- · Automotive body applications



Simplified Schematic - Fixed Output

# 3 Description

The LMR60410-Q1 is a 3V to 36V (42V transient), 1A, synchronous, buck converter designed for automotive applications. The LMR60410-Q1 offers variants with spread spectrum in an ultra-compact, 2.5mm × 2mm, HotRod QFN-9 package, with wettable flanks available, which reduces inductance and achieves low electromagnetic interference (EMI) performance to facilitate qualification of automotive and other noisesensitive designs. All device variants are capable of output voltages ranging from 1V to 20V by including a resistor divider between the output voltage node, feedback, and ground. Each variant of the device is also capable of delivering a fixed output voltage by connecting the output voltage node directly to the feedback pin. The *Device Comparison Table* provides details on the fixed output voltage options. The current-mode control architecture with 30ns (typical) minimum on-time allows high conversion ratios at high frequencies, easy loop compensation, fast transient response, and excellent load and line regulation. An open drain power-good output facilitates power sequencing requirements. The MODE/SYNC pin of the LMR60410-Q1 allows the user to select between modes of operation. Forced pulse width modulation (FPWM) mode results in constant switching frequency across load while auto mode allows for seamless transitions between pulse width modulation (PWM) and pulse frequency modulation (PFM) switching. In auto mode, the LMR60410-Q1 consumes only 5µA of quiescent current which facilitates high efficiency at all loads. Few external components are needed allowing for compact PCB layout. The LMR60410-Q1 is a part of a family of pin compatible devices ranging in current levels from 0.6A to 6A.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LMR60410-Q1	RAK (WQFN-HR, 9)	2.5mm × 2.0mm

- 1) For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



# **Table of Contents**

1 Features	1	8 Applications and Implementation	20
2 Applications	1	8.1 Application Information	20
3 Description	1	8.2 Typical Application	20
4 Device Comparison Table	3	8.3 Best Design Practices	31
5 Pin Configuration and Functions	4	8.4 Power Supply Recommendations	31
6 Specifications		8.5 Layout	32
6.1 Absolute Maximum Ratings	<mark>5</mark>	9 Device and Documentation Support	35
6.2 ESD Ratings	<u>5</u>	9.1 Documentation Support	35
6.3 Recommended Operating Conditions	<mark>5</mark>	9.2 Receiving Notification of Documentation Updat	es35
6.4 Thermal Information	<mark>5</mark>	9.3 Support Resources	35
6.5 Electrical Characteristics	6	9.4 Trademarks	35
6.6 Typical Characteristics	8	9.5 Electrostatic Discharge Caution	35
7 Detailed Description	9	9.6 Glossary	35
7.1 Overview		10 Revision History	35
7.2 Functional Block Diagram	10	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description	10	Information	36
7.4 Device Functional Modes	15		

# **4 Device Comparison Table**

ORDERABLE PART NUMBER <sup>(1)</sup>	OUTPUT CURRENT	OUTPUT VOLTAGE	SPREAD SPECTRUM
LMR604103SRAKRQ1 <sup>(2)</sup>	1A	3.3V fixed / adjustable	Yes
LMR604105SRAKRQ1	1A	5V fixed / adjustable	Yes
LMR604103RAKRQ1 <sup>(2)</sup>	1A	3.3V fixed / adjustable	No
LMR604105RAKRQ1 <sup>(2)</sup>	1A	5V fixed / adjustable	No

<sup>(1)</sup> For other variant options, please contact TI.(2) Preview information (not Production Data).



# **5 Pin Configuration and Functions**




Figure 5-1. RAK Package 9-Pin WQFN-HR (Top View)

**Table 5-1. Pin Functions** 

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	VIN	Р	Regulator input power pin to the high-side power MOSFET and internal VCC regulator. Connect to the input supply and the input filter capacitor CIN. The path from the VIN pin to the input capacitor must be as short as possible.
2	PGND	G	Power ground. This pin connects to the source of the low-side MOSFET internally. Connect to system ground, and the ground terminal of the CIN and COUT capacitors. The path to CIN must be as short as possible.
3	SW	Р	Regulator switch node. Connect to the power inductor and bootstrap capacitor.
4	воот	Р	High-side MOSFET driver supply for bootstrap gate drive. Connect a high quality 100nF capacitor between this pin and SW.
5	PG	0	Open drain power-good output. Connect to a voltage supply that is an excellent choice through a current limiting pullup resistor. High = regulator OK, low = regulator fault. Goes low when EN = low. See <i>Detailed Description</i> .
6	FB	I	Feedback pin. Connect this pin directly to the output voltage node for fixed V <sub>OUT</sub> operation. See Section 4 for the voltage level for each device variant. Connect to the tap point of a feedback voltage divider placed between V <sub>OUT</sub> node and PGND to program an adjustable output voltage.
7	MODE/SYNC	I	Operational mode input pin. Tie this pin to the RT pin or suitable supply voltage to select FPWM switching or tie this pin to ground to select PFM switching in light loads. To synchronize to an external clock, connect a $100 \text{k}\Omega$ resistor to ground and drive directly from the clock. See the <i>Electrical Characteristics</i> table for acceptable voltage levels and timing requirements.
8	RT	I	Frequency programming pin. A resistor from RT to PGND sets the oscillator frequency between 200kHz and 2.2MHz.
9	EN	I	Enable pin for the regulator. Drive this pin HIGH to enable the device and LOW to disable the device. If the enable function is not needed, tie this pin to the VIN pin. See the <i>Electrical Characteristics</i> for more information on acceptable voltage levels.

(1) G = Ground, I = Input, O = Output, P = Power

# **6 Specifications**

# 6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input voltage	VIN to PGND	-0.3	42	V
Input voltage	EN/UVLO TO PGND	-0.3	42	V
Input voltage	RT, MODE/SYNC to PGND	-0.3	42	V
Input voltage	FB to PGND	-0.3	20	V
Output voltage	PG to PGND	-0.3	20	V
Output voltage	SW to PGND	-0.3	V <sub>IN</sub> + 0.3	V
Output voltage	BOOT to SW	-0.3	5.5	V
T <sub>stg</sub>	Storage temperature	<b>–</b> 55	150	°C
TJ	Operating junction temperature	-40	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V		
	V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

Over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	3	36	V
Input voltage	EN	0	36	V
Input voltage	PG	0	18	V
Input voltage	MODE/SYNC	0	5.5	V
Output voltage	Adjustable output voltage range	1.0	20 <sup>(1)</sup>	V
Output current	IOUT (LMR60410-Q1)	0	1.0	А
TJ	Operating junction temperature	-40	150	°C

<sup>(1)</sup> Contact TI for information regarding output voltages outside of this range. Under no conditions must the output voltage be allowed to fall below zero volts.

#### 6.4 Thermal Information

		DEVICE	
	THERMAL METRIC <sup>(1)</sup>	RAK (WQFN-HR)	UNIT
		9 PINs	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (JESD 51-7)	86.8	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (EVM) <sup>(2)</sup>	35	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	58.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.6	°C/W



# **6.4 Thermal Information (continued)**

		DEVICE	
	THERMAL METRIC <sup>(1)</sup>	RAK (WQFN-HR)	UNIT
		9 PINs	
$\Psi_{JB}$	Junction-to-board characterization parameter	27	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note
- (2) The value of R<sub>OJA</sub> given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. These values do not represent the performance obtained in an actual application. For example, the EVM can achieve R<sub>OJA</sub> = 35°C/W at 105°C ambient temperature.

## 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}$ C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN}$  = 13.5V,  $V_{EN}$  = 5V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY (VIN PI	N)					
VIN <sub>UVLO(R)</sub>	VIN UVLO rising threshold	V <sub>IN</sub> rising (needed to start up)	2.7	3.0	3.2	V
VIN <sub>UVLO(F)</sub>	VIN UVLO falling threshold	V <sub>IN</sub> falling (once operating)			2.65	V
VIN <sub>UVLO(H)</sub>	VIN UVLO hysteresis			0.6		V
VIN <sub>OVP(R)</sub>	VIN OVP rising threshold	V <sub>IN</sub> rising needed to switch device into PFM operation	35	37	39	V
VIN <sub>OVP(F)</sub>	VIN OVP falling threshold	V <sub>IN</sub> falling needed to switch device from PFM to FPWM operation	34	36	38	V
VIN <sub>OVP(H)</sub>	VIN OVP hysteresis		0.6	0.95	1.2	V
I <sub>Q(FIX-3.3V)</sub>	Total V <sub>IN</sub> quiescent current, fixed 3.3V output, no switching	V <sub>IN</sub> = 13.5V, I <sub>OUT</sub> = 0A, V <sub>FB</sub> = 3.3V + 4%, T <sub>J</sub> = 25°C, Auto mode enabled		3.5	5	μΑ
I <sub>Q-SD</sub>	V <sub>IN</sub> shutdown supply current	V <sub>EN</sub> = 0V, T <sub>J</sub> = 25°C		0.65	1	μA
ENABLE (EN PII	N)					
V <sub>EN-TH(R)</sub>	Enable voltage rising threshold	V <sub>EN</sub> rising	1.15	1.25	1.35	V
V <sub>EN-TH(F)</sub>	Enable input low threshold	V <sub>EN</sub> falling	0.9	1	1.1	٧
V <sub>EN-HYS</sub>	Enable voltage hysteresis			275		mV
I <sub>EN-LKG</sub>	Enable input leakage current	$V_{EN} = V_{IN}$		1	670	nA
VOLTAGE REFE	RENCE (FB PIN)					
V <sub>FB</sub>	Internal feedback reference voltage	FPWM mode	0.99	1.0	1.01	V
I <sub>FB-LKG</sub>	Feedback pin input leakage current	V <sub>FB</sub> = 0.8V, adjustable output voltage		0.09	50	nA
V <sub>OUT(3.3V)</sub>	3.3V fixed output voltage	FPWM mode, FB pin short to VOUT	3.24	3.3	3.35	V
V <sub>OUT(5V)</sub>	5.0V fixed output voltage	FPWM mode, FB short to VOUT	4.9	5	5.075	V
STARTUP	·					
t <sub>SS</sub>	Internal fixed soft-start time	Time from first SW pulse to V <sub>REF</sub> at 90% of set point		6		ms
CURRENT LIMIT	TS AND HICCUP					
I <sub>HS-LIM</sub>	High side peak current limit	Duty-cycle approaches 0%.	1.73	2.1	2.6	Α
I <sub>LS-LIM</sub>	Low side valley current limit	Valley current limit on LS FET	1.0	1.33	1.66	Α
I <sub>LS-NEG-LIM</sub>	Low side negative current limit	Sinking current limit on LS FET, FPWM mode	-0.61	-0.5	-0.3	Α
I <sub>L-ZC-LIM</sub>	Zero-cross current limit	Auto mode		20		mA
V <sub>HIC</sub>	Overcurrent hiccup threshold on FB Pin	LS FET on-time > 165ns, not during soft start	0.14	0.2	0.25	V
POWER GOOD	(PG PIN)				'	
V <sub>PG-OVP(R)</sub>	PG overvoltage rising threshold	% of FB voltage (Adj)	105	107	109.7	%
V <sub>PG-OVP(F)</sub>	PG overvoltage falling threshold	% of FB voltage (Adj)	104	106	108	%

Product Folder Links: LMR60410-Q1



# **6.5 Electrical Characteristics (continued)**

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of –40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 13.5V$ ,  $V_{EN} = 5V$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>PG-UVP(R)</sub>	PG under-voltage rising threshold	% of FB voltage (Adj)	92	94	96.6	%
V <sub>PG-UVP(F)</sub>	PG under-voltage falling threshold	% of FB voltage (Adj)	91	93	95	%
t <sub>PG-DEGLITCH(F)</sub>	Deglitch filter delay on PG falling edge		41	50	81	μs
t <sub>PG-DEGLITCH(R)</sub>	Deglitch filter delay on PG rising edge		1.0	2.0	3.0	ms
V <sub>IN(PG-VALID)</sub>	Minimum VIN for valid PG output	$V_{OL(PG)} < 0.4V, R_{PU} = 10k\Omega, V_{PU} = 5V$			1.25	V
R <sub>ON(PG)</sub>	PG ON resistance	I <sub>PG</sub> = 1mA		130	420	Ω
SWITCHING FRE	QUENCY (RT PIN)					
f <sub>SW1(FPWM)</sub>	Switching frequency, FPWM operation	R <sub>RT</sub> = 15.2kΩ, 1%	1800	2000	2200	kHz
f <sub>SW2(FPWM)</sub>	Switching frequency, FPWM operation	R <sub>RT</sub> = 32.8kΩ, 1%	900	1000	1100	kHz
SYNCHRONIZATI	ION (MODE/SYNC PIN)		•			
V <sub>IH_FPWM</sub>	MODE/SYNC pin voltage to enter FPWM		0.5		0.85	V
V <sub>IL_FPWM</sub>	MODE/SYNC pin voltage to exit FPWM		0.4		0.72	V
V <sub>IH_CLK</sub>	External clock input high level threshold		1.3			V
V <sub>IL_CLK</sub>	External clock input low level threshold				0.35	V
t <sub>CLKIN(TON)</sub>	Minimum positive pulse width of external sync signal			150		ns
T <sub>CLKIN(TOFF)</sub>	Minimum negative pulse width of external sync signal			150		ns
POWER STAGE			•			
R <sub>DS-ON-HS</sub>	High-side FET ON resistance	I <sub>SW</sub> = 250mA		245	510	mΩ
R <sub>DS-ON-LS</sub>	Low-side FET ON resistance	I <sub>SW</sub> = 250mA		205	425	mΩ
t <sub>ON-MIN</sub> (1)	Minimum on-time			30		ns
t <sub>OFF-MIN</sub> (1)	Minimum off-time			89		ns
THERMAL SHUT	DOWN	•	•			
т.	Thermal Shutdown <sup>(1)</sup>	Shutdown threshold	155	165	176	°C
$T_{SD}$	mermai Snutdown(**)	Recovery threshold		156		°C

<sup>(1)</sup> Not tested in production.



# 6.6 Typical Characteristics

 $V_{IN}$  = 13.5V,  $T_A$  = 25°C (unless otherwise noted). Specified temperatures are ambient.



# 7 Detailed Description

## 7.1 Overview

The LMR60410-Q1 is a high-efficiency, high-power density, low-EMI, 3V to 36V, ultra-low IQ, synchronous buck converter. The LMR60410-Q1 is designed to minimize the end product cost and size by reducing the number of external passive components required to generate a stable design. Intended for demanding automotive applications, LMR60410-Q1 devices are AEC-Q100 qualified and have electrical characteristics specified up to a maximum junction temperature of 150°C.

The LMR60410-Q1 offers key features that allow for design flexibility depending on the desired operating conditions:

- Precision enable through the EN pin allows for accurate power on and power off of the device
- Switching frequency selection with the RT pin allows designers to select the switching frequency between 200kHz and 2.2MHz
- The MODE/SYNC pin allows for designers to select the mode of operation, or to synchronize to an external clock frequency
- The PG pin enables power supply sequencing and notification of the status of the output voltage without the need for external voltage supervisors


Each converter features a pair of integrated power MOSFETs designed for delivering up to 1A of output current. All variants of the LMR60410-Q1 include feedback impedance detection circuitry which allows for every device to be configured to either a fixed output voltage or an adjustable output voltage depending on the presence of feedback resistors. The fixed output voltage setting is determined by the specific orderable part number which can be found in Section 4.

The LMR60410-Q1 offers several protection features that make the device an excellent choice for demanding applications. The feedback pin has a voltage rating which makes the pin is able to withstand a output voltage short to battery test even when in fixed output voltage configuration. The device disables FPWM switching when the input voltage exceeds  $VIN_{OVP(R)}$  which prevents negative currents from overcharging the input voltage in the event that the output voltage is shorted to the input supply. Thermal shutdown disables switching and allows the LMR60410-Q1 to cool before attempting to restart.

The current-mode control architecture with 30ns minimum on-time allows high conversion ratios at high frequencies, easy loop compensation, fast transient response, and excellent load and line regulation. The converter also features a HotRod package with enhanced spread spectrum that enables low-EMI performance and eases qualification of automotive and noise-sensitive designs.



# 7.2 Functional Block Diagram



# 7.3 Feature Description

# 7.3.1 Enable and Undervoltage Lockout

LMR60410-Q1 features a precision enable and undervoltage lockout (UVLO) feature, which enables the user to select the voltage level at which the device powers on and off based on the voltage present at the EN pin. To power on the device the voltage between EN pin and PGND pin must exceed the enable voltage rising threshold  $V_{\text{EN-TH(R)}}$  (1.25V typical). After  $V_{\text{EN-TH(R)}}$  has been crossed, and the minimum supply voltage,  $V_{\text{IN-UVLO(R)}}$ , have both been satisfied the part begins the soft-start sequence described in Section 7.3.2.

The EN pin can be used to power down the device by reducing the voltage between the EN pin and PGND pin below the enable input low threshold  $V_{EN-TH(F)}$  1V (typical).

A resistor divider between VIN and PGND with the center point connected to the EN pin can be used to implement the VIN UVLO. To begin, select the input voltage at which the device must turn off, choose the value of  $R_{ENT}$ , then calculate the required  $R_{ENB}$ . After  $R_{ENB}$  has been calculated, the resulting turn-on input voltage can be calculated. See Figure 7-1, Equation 1, and Equation 2 to determine the EN resistors required. If the VIN UVLO feature is not needed, the EN pin can be connected directly to VIN.

$$R_{ENB} = \frac{V_{EN-TH(F)}}{\left(VIN_{turn-off} - V_{EN-TH(F)}\right)} \times R_{ENT}$$
(1)

$$VIN_{turn-on} = \left(1 + \frac{R_{ENT}}{R_{ENB}}\right) \times V_{EN-TH(R)}$$
 (2)

#### Where:

- VIN<sub>turn-off</sub> represents the input voltage at which the LMR60410-Q1 turns off.
- VIN<sub>turn-on</sub> represents the input voltage at which the LMR60410-Q1 turns on.




Figure 7-1. VIN UVLO using the EN Pin

#### 7.3.2 Soft Start and Recovery from Dropout

The LMR60410-Q1 uses soft start to prevent output voltage overshoots and large inrush currents during start-up. The soft-start time is fixed internally at 6ms (typical). The LMR60410-Q1 device operates correctly even if there is a voltage present on the output before activation.

To start-up the LMR60410-Q1 and initiate the soft-start sequence, the voltage applied to the VIN and EN pins must exceed  $VIN_{UVLO(R)}$  and  $V_{EN-TH(R)}$  respectively. After these conditions are met, the soft-start sequence initiates and the output voltage reaches the set-point in 6ms (typical).

Dropout occurs when the input voltage falls below the voltage level of the output voltage setpoint. During this condition, the output voltage tracks the input voltage. After the input voltage increases, the output voltage increases with the same slope as during soft start.




Figure 7-2. Enable Soft Start



#### 7.3.3 Frequency Selection With RT

A resistor placed between the RT pin and PGND is used to select the set point switching frequency of the LMR60410-Q1 typically between 200kHz and 2.2MHz. The set point switching frequency represents the switching frequency which occurs if the LMR60410-Q1 were operating in continuous conduction mode with spread spectrum disabled. Refer to Section 7.3.9 for more information on how spread spectrum affects the switching frequency. Equation 3 can be used to determine the RT resistor value for a desired set point switching frequency.

$$RT = \frac{\frac{1}{f_{SW}} - \left(69.6 \times 10^{-9}\right)}{2.825 \times 10^{-11}} \tag{3}$$

Where:

- RT: represents the RT resistor value in ohms  $(\Omega)$ .
- f<sub>sw</sub>: represents the set point switching frequency in hertz (Hz).




Figure 7-3. RT Values vs Switching Frequency

#### 7.3.4 MODE/SYNC Pin Control

The MODE/SYNC pin of the LMR60410-Q1 is an input pin used to select the mode of operation of the device or to synchronize the switching frequency to an external clock frequency. In the absence of an external clock, the RT resistor determines the switching frequency. TI recommends that the MODE/SYNC pin not be allowed to float. For more information on the modes of operation, refer to Section 7.4.

The MODE/SYNC pin can be used to dynamically change the mode of operation for systems that require more than a single mode of operation. There are three selectable modes of operation:

- AUTO mode: Pulse Frequency Modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See Section 7.4.2.2 for more details.
- FPWM mode: In FPWM mode, diode emulation is disabled, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current. See Section 7.4.2.3 for more details.
- SYNC mode: The internal clock locks to an external signal applied to the MODE/SYNC pin. The frequency of the external clock signal must be equal to or up to 20% greater than the frequency set by the RT resistor. The high level of the external clock must be greater than or equal to V<sub>IH\_CLK</sub>, and the low level of the external clock must be less than or equal to V<sub>IL\_CLK</sub>. The external clock must not exceed the MODE/SYNC pin rating provided in Section 6.1. As long as output voltage can be regulated at full frequency and is not limited by minimum off-time or minimum on-time, the clock frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in SYNC mode, the device operates as though in FPWM mode: diode emulation is disabled, allowing the frequency applied to the MODE/SYNC pin to be matched without a load.

Submit Document Feedback

To dynamically change between modes of operation, a valid signal must be applied to the MODE/SYNC pin. Table 7-1 shows a summary of the pulse dependent mode selection settings.

MODE/SYNC INPUT	MODE
> V <sub>IH_FPWM</sub>	FPWM with spread spectrum factory setting
< V <sub>IL_FPWM</sub>	AUTO mode with spread spectrum factory setting
Synchronization Clock	SYNC MODE

If dynamically switching between modes of operation is not needed, this pin can be held at a constant voltage resulting in a fixed mode of operation. For AUTO mode, this pin can be short circuited to PGND or pulled below  $V_{IL\_FPWM}$ . For FPWM mode, this pin can be short circuited to the RT pin or pulled up to  $V_{IH\_FPWM}$  with an external voltage source. See Section 6.5 for details.

#### 7.3.5 Output Voltage Selection

The LMR60410-Q1 implements a feedback impedance detect circuitry which allows for users to configure the output voltage of the LMR60410-Q1 to be either fixed or adjustable depending on the presence of a feedback resistor divider connected to the FB pin. The fixed output voltage is determined based on the orderable part number, see Section 4 for details. If fixed output voltage is desired, the FB pin can be shorted directly to the output voltage rail. There must be less than  $25\Omega$  between the FB pin and the output voltage rail for the device to enter into fixed output voltage. If an adjustable output voltage is desired, the parallel combination of the top and bottom feedback resistors must exceed  $1100\Omega$ . After the top feedback resistor is selected,  $R_{FBT}$ , Equation 4 can be used to select the bottom feedback resistor,  $R_{FBB}$ .

$$R_{FBB} = \frac{V_{FB} \times R_{FBT}}{V_{OUT} - V_{FB}} \tag{4}$$

Where  $V_{FB}$  is typically 1V and  $R_{FBT}$  is typically selected to be 100k $\Omega$ .




Figure 7-4. Feedback Resistor Setup for Adjustable VOUT

#### 7.3.6 Current Limit

The LMR60410-Q1 uses two current limits to limit the total load current delivered to the output. These limits are known as the high side peak current limit ( $I_{HS-LIM}$ ) and the low side valley current limit ( $I_{LS-LIM}$ ). After  $I_{HS-LIM}$  is reached, the high side MOSFET is turned off and the low side MOSFET is turned ON until the inductor current falls below  $I_{LS-LIM}$ . This action can result in a reduction in switching frequency and can be referred to as soft current limit. Because of the inductor current is limited to switch between  $I_{HS-LIM}$  and  $I_{LS-LIM}$ , the maximum output current is very close to the average between these two values. If the load demands a current that is greater than the maximum output current, the output voltage decreases such that the voltage on the FB pin drops below  $V_{HIC}$ , then the device enters into hiccup mode. See Section 7.3.7 for details.

The LMR60410-Q1 also implements a negative current limit (I<sub>LS-NEG-LIM</sub>) to limit the amount of current the low-side MOSFET can sink. After the negative current limit is reached, the low-side MOSFET turns off.

#### 7.3.7 Hiccup Mode

To prevent excessive heating and power consumption under sustained short circuit conditions, a hiccup mode is included. If an over current condition is maintained, the LMR60410-Q1 device shuts off output and waits for approximately 85ms, after which the LMR60410-Q1 restarts operation beginning by activating soft start.

The LMR60410-Q1 enters into hiccup mode of operation after the following conditions are met:

- · The soft start sequence has completed
- The voltage on FB pin drops below V<sub>HIC</sub>

Hiccup mode of operation is characterized by periods of non-switching followed by periods of switching where the device tries to start up and regulate the output voltage to the desired set point. After the fault on the output is removed, the device starts up normally.

#### 7.3.8 Power-Good Function

The power-good function of the LMR60410-Q1 can be used to reset a system microprocessor whenever the output voltage is out of regulation or to facilitate power sequencing of down stream components. This feature is an optional feature that is implemented by including a pullup resistor between the PG pin and a suitable voltage supply. Refer to Section 6.3 for the recommended range of pullup reference voltage.

The power good output is valid after the soft-start sequence has completed and after the input voltage has risen above  $V_{\text{IN}(\text{PG-VALID})}$ . After both of these conditions are met, the voltage between PG and GND indicates whether the output voltage is within regulation or not. A logic HIGH signal indicates that the output voltage is within regulation while a logic LOW signal represents that the output voltage is not in regulation. A deglitch filter has been included to make sure that spurious glitches on the output voltage do not effect the PG pin output.

The PG pin is pulled low under the following conditions:

- Output voltage is higher than the PG over-voltage rising threshold (V<sub>PG-OVP(R)</sub>) for a duration of at least t<sub>PG-DEGLITCH</sub>
- Output voltage falls lower than the PG under-voltage falling threshold (V<sub>PG-UV(F)</sub>) for a duration of at least t<sub>PG-DEGLITCH</sub>

After the PG pin has been pulled low following a fault condition at the output, the PG pin voltage must remain low for at least t<sub>PG-DEASSERT</sub> or about 2ms (typical). After t<sub>PG-DEASSERT</sub> has passed, one of the following conditions must be satisfied for the PG pin voltage to be pulled up:

- Assuming recovery form an undervoltage fault, the output voltage must rise higher than the PG undervoltage rising threshold (V<sub>PG-UV(R)</sub>) and remain below the overvoltage rising threshold (V<sub>PG-OVP(R)</sub>) for a duration of at least t<sub>PG-DEGLITCH</sub>.
- Assuming recovery from an overvoltage fault, the output voltage must fall lower than the PG overvoltage falling threshold (V<sub>PG-OVP(F)</sub>) and remain above the undervoltage falling threshold for a duration of at least t<sub>PG-DEGLITCH</sub>.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 7-5. Power-Good Thresholds

#### 7.3.9 Spread Spectrum

The purpose of the spread spectrum is to reduce peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems containing the LMR60410-Q1 device, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. The LMR60410-Q1 spreads the switching frequency 16% above of the set point switching frequency established by the RT resistor. This action means that the set point switching frequency established by the RT resistor represents the lower bound of the switching frequency while the device is operating with spread spectrum.

The following conditions overrides spread spectrum, turning spread spectrum off:

- 1. An external clock is applied to the MODE/SYNC terminal.
- 2. The clock is slowed under light load in auto mode this condition occurs when the device switches in PFM mode. In FPWM mode, spread spectrum is active even if there is no load.

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown

The LMR60410-Q1 devices shut down most internal circuitry and both high side and low side power switches connected to the switch node under any of the following conditions:

- 1. EN is below V<sub>EN-TH(R)</sub>
- 2. VIN is below VIN<sub>UVLO(R)</sub>
- 3. Junction temperature exceeds T<sub>SD</sub>

Note that the above conditions have hysteresis. Also, PG remains active to a very low input voltage,  $V_{IN(PG-VALID)}$ . Additionally, when the voltage between EN to PGND is pulled below  $V_{EN-TH(F)}$  while the input voltage is held above  $VIN_{UVLO(R)}$ , a resistance of  $8k\Omega$  (typical) between SW to PGND discharges the output capacitors.

#### 7.4.2 Active Mode

The LMR60410-Q1 is in an active mode whenever the EN pin voltage has risen above  $V_{EN-TH(R)}$ , the input voltage exceeds  $VIN_{UVLO(R)}$ , and no other fault conditions are present. The simplest way to enable the



LMR60410-Q1 is to connect the EN pin to VIN, which allows self start-up when the applied input voltage exceeds the  $VIN_{UVLO(R)}$ .

In active mode, the LMR60410-Q1 is in one of the following modes:

- Continuous conduction mode (CCM) with fixed switching frequency when the load current is above half of the inductor current ripple
- Auto mode light load operation: pulse frequency modulation (PFM) where switching frequency is reduced at light load
- FPWM mode light load operation: CCM mode when the load current is lower than half of the inductor current ripple
- Minimum on-time: at high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: when switching frequency is reduced to minimize voltage dropout between input and output

#### 7.4.2.1 Continuous Conduction Mode (CCM)

In CCM, the LMR60410-Q1 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) switches with varying duty cycle (D). During the HS switch on-time, the SW pin voltage,  $V_{SW}$ , swings up to approximately  $V_{IN}$ , and the inductor current,  $i_L$ , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off-time,  $t_{OFF}$ , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the  $V_{SW}$  to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on-time of the HS switch over the switching period:

$$D = T_{ON} / T_{SW}$$
 (5)

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:




Figure 7-6. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

#### 7.4.2.2 Auto Mode Operation - Light Load Operation

If MODE/SYNC voltage is below V<sub>IL(MODE/SYNC)</sub>, reverse current in the inductor is not allowed – this feature is called diode emulation (DEM). DEM occurs when the load current is less than half of the inductor ripple current. After the inductor current falls below the zero-cross current limit, the LS FET turns off and inductor current flows through the body diode of the LS FET. After current is reduced to a low value with fixed input voltage, on-time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called pulse frequency modulation (PFM) mode regulation.

Product Folder Links: LMR60410-Q1






Figure 7-7. PFM Operation

In PFM operation, a small positive DC offset can be observed on the output voltage as the output capacitors become overcharged due to lack of load. If this DC offset on  $V_{OUT}$  is not acceptable, a dummy load at  $V_{OUT}$  or FPWM mode can be used to reduce or eliminate this offset. This offset typically does not exceed 1% of  $V_{OUT}$  that the device regulates to while heavily loaded.




Figure 7-8. Steady State Output Voltage Versus Output Current in Auto Mode

#### 7.4.2.3 FPWM Operation - Light Load Operation

In forced pulse width modulation (FPWM) mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry, see Section 6.5.




Figure 7-9. FPWM Mode Operation

FPWM mode can be achieved in any of the following ways:

- · Connect MODE/SYNC directly to RT pin
- Apply an external voltage across MODE/SYNC and PGND that is greater than V<sub>IH(MODE/SYNC)</sub>
- Apply an appropriate external clock signal, see Section 7.3.4



Under operating conditions where the minimum on-time or minimum off-time can be exceeded, the frequency reduces even while operating in FPWM to maintain minimum timing specifications. Additionally, in cases where the input voltage exceeds  $VIN_{OVP(R)}$  the LMR60410-Q1 prevents negative currents from flowing through the inductor and the LMR60410-Q1 implements PFM switching. After the input voltage falls below  $VIN_{OVP(F)}$ , the device again operates in FPWM and allows negative inductor currents.

#### 7.4.2.4 Minimum On-Time

Minimum on-time refers to the minimum amount of time the high side MOSFET can turn on. The LMR60410-Q1 regulates the output voltage even if the input-to-output voltage ratio requires an on-time less than the minimum on-time,  $t_{\text{ON-MIN}}$ , for the given frequency setting. The LMR60410-Q1 accomplishes this by folding back the switching frequency to support the same input-to-output voltage ratio while maintaining an on-time of  $t_{\text{ON-MIN}}$ . The LMR60410-Q1 can support a minimum on-time of 30ns (typical). Equation 7 can be used to estimate the on-time for a given operating condition.

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \tag{7}$$

#### Where:

- t<sub>ON</sub> = high side MOSFET on-time
- V<sub>OUT</sub> = output voltage
- V<sub>IN</sub> = input voltage
- f<sub>SW</sub> = switching frequency

#### 7.4.2.5 Dropout

Dropout operation occurs when the input voltage approaches the desired output voltage and is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. In dropout operation duty cycle is limited by minimum off-time for a given clock frequency. Figure 7-10 shows the switch node voltage and inductor current waveforms during dropout. During dropout operation, the LMR60410-Q1 extends the high-side switch on-time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle after peak inductor current is achieved or after a pre-determined maximum on-time of approximately 10µs passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off-time, frequency drops to maintain regulation. As shown in Figure 7-11, if input voltage is low enough so that output voltage cannot be regulated even with an on-time of ton-MAX, output voltage drops to slightly below the input voltage by VDROP. The magnitude of VDROP depends on resistive losses across the internal MOSFETs, the series resistance of the inductor, as well as printed circuit board resistance. After the input voltage increases beyond the output voltage setpoint, the output voltage increases as though in soft start as described in Section 7.3.2.




Figure 7-10. Dropout Waveforms




Figure 7-11. Frequency and Output Voltage in Dropout



# 8 Applications and Implementation

#### **Note**


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The LMR60410-Q1 is a step-down DC-DC converter, typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1A. The following design procedure can be used to select components for the LMR60410-Q1. Refer to Figure 8-1 for a reference schematic as well as Table 8-2 to assist in component selection.

# 8.2 Typical Application

Figure 8-1 shows a typical application circuit for the LMR60410-Q1. This device is designed to function over a wide range of external components and system parameters. As a quick-start guide, Table 8-2 provides typical component values for a range of the most common operating conditions.



#### Note

The fourth option for the MODE/SYNC pin is to connect this pin directly to RT. In this configuration, the device operates in FPWM by default. Table 8-1 describes the mode of operation for each of the MODE/SYNC pin configurations. See Section 7.3.4 for details.

Figure 8-1. LMR60410-Q1 Reference Schematic

Table 8-1. Description of MODE/SYNC Pin Options

MODE/SYNC PIN CONFIGURATION	MODE OF OPERATION		
Option 1	Clock Synchronization		
Option 2	FPWM		
Option 3	Auto		
Option 4	FPWM		

Product Folder Links: LMR60410-Q1

1	TEXAS INSTRUMENTS
www.	ti.com

Table 8-2. Recommended Passive Components
---

F <sub>SW</sub> (kHz)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (A)	L (µH)	C <sub>OUT</sub> (1)	RFBT (kΩ)	RFBB (kΩ)	C <sub>IN</sub> (µF)	C <sub>BOOT</sub> (nF)	RT (kΩ)
400	3.3	1	22	44	SHUNT	DNP	4.7	100	86.6
400	5	1	22	44	SHUNT	DNP	4.7	100	86.6
1000	3.3	1	10	32	SHUNT	DNP	4.7	100	33.2
1000	5	1	10	32	SHUNT	DNP	4.7	100	33.2
2000	3.3	1	5.6	20	SHUNT	DNP	4.7	100	15.4
2000	5	1	5.6	20	SHUNT	DNP	4.7	100	15.4

<sup>(1)</sup> Rated capacitance.

# 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-3 as the input parameters.

**Table 8-3. Design Parameters** 

DESIGN PARAMETER	VALUE	COMMENT
Input voltage range	12V (typical), 4V to 36V	This converter runs continuously up to 36V
Output voltage	5V	Fixed option used
Output current range	No load to 1A	
Switching frequency	2MHz	
Light load mode	Switchable	
Spread spectrum	Enabled	Factory option

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Switching Frequency Selection

The choice of switching frequency is a compromise between conversion efficiency and overall design size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 2MHz is used. Refer to Section 7.3.3 for details on RT resistor selection.

#### 8.2.2.2 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current. Equation 8 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, choose K = 0.25 and find an inductance of L =  $5.83\mu$ H. Select the standard value of  $5.6\mu$ H.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times K \times I_{OUTmax}} \times \frac{V_{OUT}}{V_{IN}}$$
(8)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I<sub>HS-I IM</sub> (see Section 6.5). This size makes sure that the inductor does not saturate, even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I<sub>LS-LIM</sub>, is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This action can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very hard saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a soft saturation, allowing some relaxation in the current rating of the inductor. However, powered iron cores have more core losses at frequencies above about 1MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

The minimum inductance value to avoid subharmoic oscillations can be found using Equation 9:

$$L = M \times \frac{Vout}{F_{SW}} \tag{9}$$

Where:

M = 0.86

#### 8.2.2.3 Output Capacitor Selection

The peak current mode control scheme of the LMR60410-Q1 device allows operation over a wide range of inductor and output capacitor combinations. The output capacitance is responsible for maintaining the desired output voltage during operation. The output capacitance impacts several key performance factors including:

- The amount of output voltage ripple during steady state operation
- · The overshoot and undershoot of the output voltage when a load transient occurs
- Loop stability

During steady state operation, the inductor supplies a triangular current to the load. The AC portion of this triangular current is filtered out by the output capacitance while the DC portion passes through to the load. The AC current through the output capacitance and the equivalent series resistance (ESR) of this capacitance both contribute to the output voltage ripple. The following equation can be used to estimate the amount of peak to peak output voltage ripple required for a given output capacitance:

$$V_{ripple} \cong \Delta I_L \times \sqrt{ESR^2 + \frac{1}{(8 \times f_{SW} \times C_{OUT})^2}}$$
 (10)

Where:

ΔI<sub>L</sub> = the peak to peak inductor current

The output capacitance is responsible for maintaining the output voltage during transient conditions in the load current. To determine the output capacitance and ESR required for a desired output voltage transient, the following equations can be used:

$$C_{OUT} \ge \frac{\Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT} \times K} \times \left[ (1 - D) \times (1 + K) + \frac{K^2}{12} \times (2 - D) \right]$$
(11)

$$ESR \le \frac{(2+K) \times \Delta V_{OUT}}{2 \times \Delta I_{OUT} \times \left[1 + K + \frac{K^2}{12} \times \left(1 + \frac{1}{(1-D)}\right)\right]}$$
(12)

$$D = \frac{V_{OUT}}{V_{IN}} \tag{13}$$

Where:

- ΔV<sub>OUT</sub> = output voltage transient
- ΔI<sub>OUT</sub> = output current transient
- K = inductor current ripple factor

The output capacitance is also important for overall loop stability and careful study must be done with the selected capacitance to confirm adequate phase margin and transient performance.

In this example, a single 22µF multilayer ceramic capacitor is used.

#### 8.2.2.4 Input Capacitor Selection

Input capacitors serve two important functions. The first is to reduce input voltage ripple into the LMR60410-Q1 and the input filter of the system. The second is to reduce high frequency noise. These two functions are implemented most effectively with separate capacitors. See Table 8-4.

<b>Table 8-4.</b>	Input	Capacitor	
-------------------	-------	-----------	--

CAPACITOR	RECOMMENDED VALUE	COMMENT			
C <sub>IN_HF</sub>	0.1µF	This capacitor is used to suppress high frequency noise originating during switching events. Place the capacitor as close to the LMR60410-Q1 devices as design rules allow. Position is more important than exact capacity. After high frequency propagates into a system, suppressing or filtering can be hard. Because this capacitor is exposed to battery voltage in systems that operate directly off of battery, TI recommends 50V or greater rating.			
C <sub>IN</sub> is too small, input voltage can dip durin operated under low voltage conditions. ΤΙ		This capacitance is used to suppress input ripple and transients due to output load transients. If $C_{IN}$ is too small, input voltage can dip during load transients resetting the system if the system is operated under low voltage conditions. TI recommends $4.7\mu F$ adjacent to the LMR60410-Q1 device. Because this capacitor is exposed to battery voltage in systems that operate directly off of battery, TI recommends 50V or greater rating.			

The values of  $C_{IN\_HF}$  and  $C_{IN}$  presented in Table 8-4 can be used in most applications. If a certain amount of input voltage ripple is required, Equation 14 can be used to calculate the required input capacitance.

$$C_{IN} \ge \frac{D \times (1 - D) \times I_{OUT}}{\Delta V_{IN-PP} \times f_{SW}} \tag{14}$$

#### Where:

- D = Duty Cycle = V<sub>OUT</sub>/V<sub>IN</sub>
- I<sub>OUT</sub> = DC output current
- ΔV<sub>IN PP</sub> = peak to peak input voltage ripple
- f<sub>SW</sub> = switching frequency

Use Equation 15 to compare the RMS current rating of the selected input capacitors to make sure the input capacitors are capable of supplying the input switching current.

$$I_{IN\_RMS\_max} = I_{OUT} \times \sqrt{D \times (1 - D) + \frac{1}{12} \times \left(\frac{V_{OUT}}{L \times f_{SW} \times I_{OUT}}\right)^2 \times (1 - D)^2 \times D}}$$
 (15)

#### 8.2.2.5 Bootstrap Capacitor (CBOOT) Selection

The bootstrap capacitor (C<sub>BOOT</sub>) is connected between the BOOT and SW pins and provides the gate charge for the high side MOSFET. Place this capacitor as close to the LMR60410-Q1 as design rules allow. TI recommends a high quality ceramic capacitor of 100nF and at least 10V.

#### 8.2.2.6 FB Voltage Divider for Adjustable Versions

The LMR60410-Q1 device can be configured to operate in either fixed or adjustable output voltage modes. For fixed output voltages as specified by the device orderable part number, simply connect the output voltage rail directly to the FB pin. When other output voltages are required, a resistor divider between the output voltage rail and ground with the FB pin as the center point set the output. Output voltage given a specific feedback divider can be calculated using Equation 16.

$$V_{OUT} = V_{FB} \times \frac{R_{FBB} + R_{FBT}}{R_{FBB}} \tag{16}$$

Alternatively, if the output voltage and  $R_{FBT}$  are already known the value of  $R_{FBB}$  can be calculated with Equation 17.

$$R_{FBB} = \frac{V_{FB} \times R_{FBT}}{V_{OUT} - V_{FB}} \tag{17}$$

Note that typically  $100k\Omega$  is used for  $R_{FBT}$ .



#### 8.2.2.6.1 Feedforward Capacitor (CFF) Selection

In cases where an adjustable output voltage configuration is required, a feedforward capacitor (CFF) can be placed in parallel with the R<sub>FBT</sub> to improve transient performance and loop-phase margin. *Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor* application report is helpful when experimenting with a feedforward capacitor.


## 8.2.2.7 R<sub>PU</sub> - PGOOD Pullup Resistor

The PGOOD pin is an open drain output that is used as a monitoring pin. If needed, a  $100k\Omega$  can be used to pull up to a suitable voltage supply. Refer to Section 6.3 for a range of recommended PGOOD pin pullup voltages. Other considerations, such as power consumption, can increase the value listed above.


Submit Document Feedback

## 8.2.3 Application Curves


The following characteristics apply to the circuit shown in Section 8.2. These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 12V$ ,  $T_A = 25^{\circ}C$ .





















Figure 8-26. Conducted EMI versus CISPR25 Limits (Purple: Peak Signal, Green: Average Signal), LMR60410QEVM

150kHz to 30MHz




Figure 8-28. Radiated EMI versus CISPR25 Limits (Yellow: Peak Signal, Red: Quasipeak Signal, Green: Average Signal), Rod Antenna, LMR60410QEVM




Figure 8-27. Conducted EMI versus CISPR25 Limits (Purple: Peak Signal, Green: Average Signal), LMR60410QEVM






Figure 8-29. Radiated EMI versus CISPR25 Limits (Yellow: Peak Signal, Red: Quasipeak Signal, Green: Average Signal), Vertical Biconical Antenna, LMR60410QEVM



 $V_{OUT} = 3.3V$  $F_{SW} = 2MHz$  $I_{OUT} = 1A$ Frequency tested: 30MHz to 200MHz

Figure 8-30. Radiated EMI versus CISPR25 Limits (Yellow: Peak Signal, Red: Quasipeak Signal, Green: Average Signal), Horizontal Biconical Antenna, LMR60410QEVM

Figure 8-31. Radiated EMI versus CISPR25 Limits (Yellow: Peak Signal, Red: Quasipeak Signal, Green: Average Signal), Horizontal Biconical Antenna, LMR60410QEVM






Figure 8-32. Radiated EMI versus CISPR25 Limits (Yellow: Peak Signal, Red: Quasipeak Signal, Green: Average Signal), Vertical Logarithmic Antenna, LMR60410QEVM

Figure 8-33. Radiated EMI versus CISPR25 Limits (Yellow: Peak Signal, Red: Quasipeak Signal, Green: Average Signal), Horizontal Logarithmic Antenna, LMR60410QEVM




Figure 8-34. Typical Input EMI Filter Schematic

Table 8-5. Typical EMI Filter Components

	F <sub>SW</sub> (kHz)	Cruza(uF)	Cru ra(uF)	C <sub>FILT3</sub> (µF)	C <sub>FII T</sub> ⊿(uF)	L <sub>FILT</sub> (µH)	C <sub>BULK</sub> (µF)
ŀ		2.0	2.2		TIET+(I' )	-FILI (F)	A7
	2000	2.2	2.2	DNP	DNP	2.2	47

Product Folder Links: LMR60410-Q1

30




Figure 8-35. Example Application Circuit

**Table 8-6. BOM for Typical Applications Curves** 

U1	U1 F <sub>SW</sub> (kHz)		L1 (µH)	NOMINAL C <sub>OUT</sub> (μF)	RT(kΩ)
LMR604105SRAKRQ1	2000	5	5.6	2 × 10	15.2

# 8.3 Best Design Practices

- Do not exceed the Absolute Maximum Ratings.
- · Do not exceed the ESD Ratings.
- Do not exceed the Recommended Operating Conditions.
- · Do not allow the EN, RT, MODE/SYNC input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Do follow all of the guidelines and suggestions found in this data sheet, before committing your design to
  production. TI Application Engineers are ready to help critique your design and PCB layout to help make your
  project a success.
- Do refer to the helpful documents found in Section 9.1.1.

## 8.4 Power Supply Recommendations

The characteristics of the input supply must be compatible with the specifications found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with the following equation.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{18}$$

where

η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR ceramic input capacitors can form an underdamped resonant circuit resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kinds of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of  $20\mu\text{F}$  to  $100\mu\text{F}$  is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. The AN-2162



Simple Success With Conducted EMI From DC/DC Converters application note provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

# 8.5 Layout

# 8.5.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the excellent performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in Figure 8-36. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this disrupt, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. Figure 8-37 shows a recommended layout for the critical components of the LMR60410-Q1.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- Use wide traces for the C<sub>BOOT</sub> capacitor. Place C<sub>BOOT</sub> close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place R<sub>FBB</sub>, R<sub>FBT</sub>, and C<sub>FF</sub>, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V<sub>OUT</sub> can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat dissipation path.
- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. Enough copper area must be used to make sure a low
  R<sub>θJA</sub>, commensurate with the maximum load current and ambient temperature. The top and bottom PCB
  layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple
  copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground
  planes.
- Keep the switch area small. Keep the copper area connecting the SW pin to the inductor as short and wide
  as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies application note
- Simple Switcher PCB Layout Guidelines application note
- Construction Your Power Supply- Layout Considerations seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x application note

Product Folder Links: LMR60410-Q1




Figure 8-36. Current Loops With Fast Transients

#### 8.5.1.1 Ground and Thermal Plane Considerations

As mentioned above, TI recommends to use one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. A ground plane also provides a quiet reference potential for the control circuitry. The PGND pin is connected to the source of the internal low side MOSFET switch. This pin must be connected directly to the ground of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations.

TI recommends to provide adequate device heat sinking by using the PGND of the IC as the primary thermal path. Thermal vias must be evenly distributed under the PGND pin. Use as much copper as possible for system ground plane on the top and bottom layers for the best heat dissipation. TI recommends to use a four-layer board with the copper thickness, starting from the top, as: 2oz / 1oz / 2oz. A four-layer board with enough copper thickness and proper layout provides low current conduction impedance, proper shielding and lower thermal resistance.

#### Resources for thermal PCB design:

- AN-2020 Thermal Design By Insight, Not Hindsightapplication note
- A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application note
- Semiconductor and IC Package Thermal Metrics application note
- Thermal Design made Simple with LM43603 and LM43602 application note
- PowerPAD™ Thermally Enhanced Package application note
- PowerPAD Made Easy application note
- Using New Thermal Metrics application note

#### 8.5.2 Layout Example

Figure 8-37 shows an example layout for the LMR60410-Q1.




Figure 8-37. Example Layout



# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies application note
- Texas Instruments, Low Radiated EMI Layout Made SIMPLE with LM4360x and LM4600x application note
- Texas Instruments, Constructing Your Power Supply Layout Considerations application note
- Texas Instruments, AN-1229 Simple Switcher PCB Layout Guidelines application note
- Texas Instruments, Using New Thermal Metrics application note
- Texas Instruments, *PowerPAD™ Made Easy* application note
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application note
- Texas Instruments, Thermal Design made Simple with LM43603 and LM43602 application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, AN-2020 Thermal Design By Insight, Not Hindsight application note
- Texas Instruments, AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application note
- Texas Instruments, Simple Success with Conducted EMI for DC-DC Converters application note
- Texas Instruments, Understanding and Applying Current-Mode Control Theory application note
- Texas Instruments, Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor application note

# 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

HotRod<sup>™</sup>, PowerPAD<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 10 Revision History

DATE	DATE REVISION NOTES			
July 2025	*	Initial Release		



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



www.ti.com 5-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LMR604105SRAKRQ1	Active	Production	WQFN-HR (RAK)   9	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	415SQ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMR60410-Q1:

Catalog: LMR60410

NOTE: Qualified Version Definitions:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 5-Jul-2025

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR604105SRAKRQ1	WQFN- HR	RAK	9	3000	180.0	8.4	2.3	2.8	1.15	4.0	8.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Jul-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR604105SRAKRQ1	WQFN-HR	RAK	9	3000	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated