
Lab1 Fibonacci number detector

Design Process

The main idea is use K-map to construct SOP, and use verilog to implement it.

Since Fibonacci numbers in range [0, 15] are: 0, 1, 2, 3, 5, 8, 13, so I write down some 1 in the corresponding block in K-map.



So now we know the result is equal to A'B' + BC'D + B'C'D'.

For Gate Level Description, we need to use some logic gates to implement the circuit.

Since the not operation can be replace with ~, so here I didn't use not not0() to get Not.

From K-map we can figure out we have three Products, so I create a0, a1, a2, and in the end sum them up will get the result.

```
module Fib_6(in, out);
    input [3:0] in;
    output out;

wire a0, a1, a2;

and and0(a0, ~in[3], ~in[2]);
    and and1(a1, in[2], ~in[1], in[0]);
    and and2(a2, ~in[2], ~in[1], ~in[0]);

    or or0(out, a0, a1, a2);
endmodule
```

For *Dataflow Description*, we could just write the whole logical operation in single line, just like what tutorial says.

```
module Fib_D(in, out);
    input [3:0] in;
    output out;

assign out = (!in[3] & !in[2]) | (in[2] & !in[1] & in[0]) | (!in[2] & !in[1] & !in[0]);
endmodule
```

For *Behavior Description*, we could directly write the numbers that should output 1 in the code, when receive these values, let output be 1, otherwise 0.

Execution Result

I wrote a testbranch like this:

```
module Fib_tb;
       parameter delay = 100;
        wire out_G, out_D, out_B;
        reg [3:0] in;
        wire isFib;
        assign isFib = in == 0 || in == 1 || in == 2 || in == 3 || in == 5 || in == 8 || in ==
                repeat (16) begin
                       #delay
                       $display("in = %2d\tout_G = %1b\tout_D = %1b\tout_B = %1b", in, out_G,
out_D, out_B);
                       if((isFib && (out_G & out_D & out_B) == 0) || (!isFib && (out_G | out_D
| out_B) == 1))
                                       $display("Wrong Answer!");
                $display("\t=======");
                $display("\t| Accepted! |");
               $display("\t=======");
       Fib_G FG(in, out_G);
        Fib_D FD(in, out_D);
        Fib_B FB(in, out_B);
```

I directly write the correct fibonacci numbers in testbranch, and for every output check whether they are the same as the answer.

If there's wrong answer, it'll output Wrong Answer!, otherwise Accepted!

```
[u110062126@ic22 1_Fibonacci]$ ncverilog Fib.v Fib_tb.v
ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.Fib_tb:v .....
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
      0 out G = 1
                           out D = 1
                                             out B = 1
      1 \text{ out } G = 1
                           out_D = 1
                                             out B = 1
      2 \text{ out } G = 1
                           out D = 1
                                             out B = 1
      3 \text{ out}_G = 1
                           out_D = 1
                                             out_B = 1
      4 \text{ out } G = 0
                           out_D = 0
                                             out_B = 0
      5 \text{ out } G = 1
                           out D = 1
                                             out B = 1
      6 \text{ out } G = 0
                           out_D = 0
                                              out B = 0
      7 out G = \emptyset
                           out_D = 0
                                              out B = 0
      8 \text{ out } G = 1
                           out D = 1
                                              out B = 1
      9 \text{ out } G = 0
                           out_D = 0
                                             out_B = 0
in = 10 out G = 0
                           out D = 0
                                              out B = 0
in = 11 out G = 0
                           out D = 0
                                              out B = 0
in = 12 out G = 0
                                              out_B = 0
                           out_D = 0
in = 13 \text{ out } G = 1
                           out_D = 1
                                              out_B = 1
in = 14 out G = 0
                           out D = 0
                                              out_B = 0
                                              out B = 0
in = 15 \text{ out} G = 0
                           out D = 0
         | Accepted!
Simulation complete via $finish(1) at time 1600 NS + 0
./Fib_tb.v:25
                           $finish;
ncsim> exit
```

The problem I faced

The main problem I faced is I accidentally type some wrong syntax, just use the error message to debug and find the solution on websites.

What I've learned in this Lab

From this lab, I first implement a logic circuit in verilog by myself, I know

- How to use input and output
- How to use and, or, not logic gates
- Difference between ~ and ! in verilog
- Difference between wire and reg
- How to write a testbranch