计算机组成原理实验报告

实验题目:综合实验 (Logisim)

学生名称: 刘恒远

学生学号: PB20111642

完成日期: 2022.5.26

实验目的:


通过自己实际连接CPU的各个模块,加深对CPU的模块、单周期CPU、流水线CPU的理解


实验环境:


Logisim


实验过程:


题目一: RegisterFiles


















题目二: PC















题目三: Immediate













题目四: Branch












题目五: ALU



仿真如下:










题目六: Memory

指令寄存器:




数据寄存器:







实验七: Controller





仿真如下:






实验八: CPU







实验九: Pipeline 1



CPU:




仿真结果:





实验十: Pipeline 2

Hazard:




CPU:







实验十一: Pipeline 3

Hazard/Forward:







RegisterFiles:




Controller:



CPU:



仿真如下:



思考部分:

1. 怎样减少分支延迟槽,减少后 Hazard Detection 和 Forwarding 有何变化?

减少分支延迟槽:提前分支的判断时间。例如将Branch判断提前到 ID,此时发生的Hazard与Jal指令相同;而如果Branch与Load发生Hazard需要多暂停流水线一次,Forwarding也需要检测A1,A2与EX/Mem/WB阶段是否相同,并前递到ID处以供判断。

2. 在原本流水线结构中,Branch 的优先级比 Jal 高。现若在流水线中加入分支预测,Branch 指令在 IF 阶段就可以跳转(假设预测跳转)。假设现在有一条 Jal 指令在 ID 阶段,有一条 Branch 指令在 IF 阶段,此时会导致执行顺序位于前面的 Jal 指令跳转被忽略,如何解决这个问题?

如果允许提前Jal指令的跳转,由于此时在IF阶段就可以跳转,那么可以直接将Jal的跳转提前到IF阶段。

如果不允许提前Jal指令的跳转,则调整跳转的优先级为流水线部分越往后越优先,即EX跳转优先于ID跳转优先于IF跳转。

- 5. 在流水线 CPU 中,当 ID 和 WB 阶段需要读写同一个寄存器时会存在数据冒险,给出两种解决该数据冒险的方法。
 - 1) 将寄存器堆改为写优先。
 - 2) 让寄存器堆在时钟下降沿有效,实现前半周期写、后半周期读。

总结:

Logisim实验通过组合不同的模块再进行拼接,让我更好地理解了CPU的实现原理,加深了我的印象,对我学习组成原理很有帮助。