# Acqiris SA220P Acquisition Card

2 channels, 14-bit, 1 GS/s or 2 GS/s, DC up to 1.2 GHz bandwidth

User's Manual





### **Copyright Statement**

© Acqiris, 2018 - 2019

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Acqiris SA as governed by international copyright laws.

#### Version

July 2019

#### Contact us

Acqiris Americas

contact-americas@acqiris.com

Acqiris Europe

contact-emea@acqiris.com

Acqiris Asia-Pacific

contact-asia-pacific@acqiris.com

Acqiris Japan

contact-japan@acqiris.com

Worldwide contact for support

support@acqiris.com

Acqiris SA Chemin des Aulx, 12 1228 Plan-Les-Ouates

Switzerland

www.acqiris.com

# SA220P Acquisition Card User's Manual

This help document is intended to provide in-depth information and reference material specific to your ADC Card.

For information about installation and about getting started with your ADC Card, please refer to the Startup Guide which can be downloaded from <a href="https://extranet.acqiris.com/">https://extranet.acqiris.com/</a> or which is installed with your software.

# Content

SA220P Acquisition Card User's Manual	3
Content	3
Introduction	5
New generation of Signal Acquisition cards	5
Product description	5
Product configurable options	7
Main ADC Card Features	8
1.1 SA220P front panel features	9
1.2 Channel Input Specifications	10
1.3 Sampling and Data Acquisition	12
1.4 Trigger	13
1.5 Calibration	15
Signal Acquisition Modes and Real-Time Processing	17
2.1 Digitizer acquisition mode	18
2.2 Real-time averaging mode (AVG option)	22
Readout modes	28
3.1 Standard readout modes	28
3.2 Simultaneous acquisition and readout (CST option)	29
3.3 Averager with simultaneous acquisition and readout (AVG & CST)	38
Other Signal Processing Features	41
4.1 Baseline stabilization and digital offset	42
4.2 Sampling rate reduction (binary decimation)	45
4.3 Data inversion	46
4.4 Thresholding (Zero-Suppress - ZS1 option)	47
Control and Synchronization	57
5.1 External reference	58
5.2 Trigger modes and time-stamps	
5.3 Trigger output	

5.4 Multi-purpose inputs and outputs	65
Programming Information	67
6.1 Overview of the AqMD3 Driver	67
6.2 Programming with the IVI-C Driver in various development environments	68
6.3 Migrating from MD2 2.x to MD3 3.x	70
6.4 Initial configuration	71
6.5 Apply setup	72
How To ?	73
7.1 How to discover the PXI Instrument?	74
7.2 How to calibrate the card?	75
7.3 How to configure and read data on two channels?	77
7.4 How to access repeated capabilities?	78
7.5 How to generate a software trigger?	79
7.6 How to enable or bypass the bandwidth limiter?	80
7.7 How to set the external trigger?	81
7.8 How to perform binary decimation? (depending on firmware)	82
7.9 How to load a new firmware?	83
7.10 How to configure of the baseline stabilization?	84
Software utilities	87
8.1 ADC card Verification Utility (AqMD3Verify)	87
FAQ	89
9.1 Q. What is coherent sampling?	89
9.2 Q. How to manage the internal temperature?	89
9.3 Q. What happens if the host processor goes in hibernation mode?	90
General information	91
10.1 Safety notes	91
10.2 Cleaning precautions	93
10.3 Product markings	93
10.4 Electrical & environmental specifications	94
10.5 Related documentation	94
10.6 Full product family	95

# Introduction

# New generation of Signal Acquisition cards



The Acqiris SA2 is a high-performance 14-bit ADC card platform, performing signal acquisitions from 1 GS/s up to 10 GS/s, with excellent signal fidelity across a wide bandwidth. This PCIe card generation with advanced real-time processing capabilities is designed for embedded OEM applications in a variety of challenging measurements, imaging and processing systems.

# **Product description**

The SA220P is the 2 GS/s or 1 GS/s, dual channel version of the SA2 product family. This unique DC-coupled 14-bit digitizer captures waveforms from DC up to 1.2 GHz.



Featuring very long acquisition memory up to 8 GB, the SA220P includes a powerful Xilinx Kintex UltraScale FPGA offering real-time signal processing capability such as waveform averaging or peak listing. The PCIe Gen 3 interface enables high data transfer rate and streaming capabilities to the host computer at up to 6.5 GB/s. This ADC card occupies a single PCIe slot, offering high performance in a small footprint.

All the ADC cards from the SA2 family implement a proprietary low noise front-end. With undisputed spurious-free dynamic range (SFDR) and signal noise ratio (SNR) performances in high frequencies, it is ideal for OEM applications requiring digitizer sampling at wide bandwidth and very high dynamic range, especially at 500 mV full scale range (FSR). Moreover, optimized response allows few hundred picoseconds pulse analysis. Overall performance enables final products to measure deeper, faster and more precisely.




Figure 1.1 - SA220P block diagram

Most of the technical specifications concerning your particular ADC card are covered in this manual, however for the complete specifications please refer to the SA220P datasheet.

# Product configurable options

The SA220P comes with several options:

#### Sampling rate version:

- 2 GS/s (default)
- 1 GS/s (-LSR)

#### Additional memory:

- 4 GB (MEA option)
- 8 GB (MEB option)

#### ADC Card modes:

- Digitizer mode (DGT)
- Real-time averaging (AVG option)

#### Optional features:

- Simultaneous acquisition and readout Streaming records (CST option)
- Zero Supress Thresholding (ZS1 option)
- Custom firmware capability (CFW option)

#### Dedicated application option:

Configuration and firmware for Swept-source OCT (SS4 option)

#### Other internal references:

- I/O ports for SA220P: 3 I/Os, 2 analog outputs, 1 trigger output (EXA)
- Limited bandwidth for 1 GS/s version (LBW)

# Chapter 1

# Main ADC Card Features

1.1 SA220P front panel features	g
1.2 Channel Input Specifications	10
1.3 Sampling and Data Acquisition	
1.4 Trigger	13
1.5 Calibration	15

# 1.1 SA220P front panel features

# Front panel connectors



0	T	Description		
Connector	Туре	Description		
TRG IN	MMCX female	External trigger input, 50 $\Omega$ DC terminated, $\pm5V$ range.		
		Analog signal inputs, DC-coupled and are selectable:	50 Ω terminated. The	input full scale ranges
	SMA female	Voltage	500 mV FSR	2.5 V FSR
lemale		Recommended maximum operating voltage	± 600 mVpk	±3 Vpk
TRG OUT <sup>1</sup>	MMOV	Trigger Out signal (programmable).		
	MMCX	$50\Omega$ source, LVCMOS 3.3 V		
I/O 1, 2, 3  User configurable digital Input /  MMCX  DC coupling, LVCMOS 3.3 V.		User configurable digital Input / Output	ıt signal.	
		DC coupling, LVCMOS 3.3 V.		
Output: 50 Ω source, Input: +5 V ma				
REF IN	MMCY	External reference clock input, AC cou	upled and 50 Ω termin	ated.
MMCX It can accept a 10 MHz or a 100 MHz signal from -3 to +3 dBm.			m.	
AN OUT 1, 2 Application dependent analog signal from a 12-bit DAC, controlled by to MMCX FPGA.			ntrolled by the internal	
		DC coupling, 300 $\Omega$ source, programmable output up to $\pm10$ V.		

Table 1.1 - List of SA220P front-panel IOs.

Note

The ADC card can usually work with signal present at the external reference input (REF IN). However, to ensure the best performance, or if the calibration is found to be unreliable, it is recommended to remove such signals when working with internal clock.

<sup>&</sup>lt;sup>1</sup>The trigger out connector depends on the product version.

# 1.2 Channel Input Specifications

This section provides information and specifications regarding the input characteristics of the ADC card.

The SA220P provides two 14-bit DC-coupled channels at the sampling rate of up to 2 GS/s.

## **Channel Input**

The SA220P has the following front end capabilities:

Coupling / Impedance	Full Scale Ranges (FSR)	Maximum operating voltage	Input voltage offset
DC /50 O	500 mV	± 600 mVpk	±FSR/2
DC/50Ω	2.5 V	±3 Vpk	±FSR/2

Table 1.2 - Channel input specifications.

# Impedance & Coupling

The input channel termination is  $50 \Omega$ . The input coupling is DC.

# **Input Protection**

The input amplifiers are designed to accept signals within the absolute maximum operating voltages shown in the table.

#### Bandwidth and Rise Time

The bandwidth specification indicates the frequency at which an input signal will be attenuated by 3 dB (approximately 30% loss of amplitude).

The bandwidth of the SA220P is from DC to 1.2 GHz (typical) with a sampling rate of 2 GS/s.

The 1 GS/s version (LSR/LBW options) has a bandwidth from DC to 475 MHz (typical).

The bandwidth also has an impact on the minimum rise and fall times that can be passed through the front-end electronics. A pulse with a very sharp edge will be observed to have a minimum rise time  $T_{min}$  determined by the front-end electronics. In general a pulse with a given 10-90% rise time  $T_{10-90real}$  will be observed with a lower value given by:

$$T_{10-90}^2 = T_{10-90\text{real}}^2 + T_{\text{min}}^2$$

where  $T_{min}(ns) \approx 0.35/BW(GHz)$ .

#### **Bandwidth Limitation**

SA220P ADC cards offer a bandwidth limiter capability at 20 MHz, 200 MHz or 700 MHz. Also see Programing section > How to enable or bypass the bandwidth limiter? (page 80).

#### **Vertical Resolution**

The SA220P ADC Card uses 14-bit ADCs giving 16384 levels at each input full scale range i.e. 16384 level of ~152  $\mu$ V average width when using the 2.5 V FSR, or 30  $\mu$ V using the 500 mV FSR. See Acquired data format (page 20) for more details.

# 1.3 Sampling and Data Acquisition

The ADC Card acquires waveforms in association with triggers. Each waveform is made of a series of measured voltage values (sample points) coming from the ADC at a uniform sampling rate.

# Sampling rate

The SA220P Acquisition card contains an analog-to-digital conversion (ADC) system that can sample waveforms, in a real time sampling mode, at the maximum rates shown in the table below.

Model	Max. Sampling Rate	Available Channels	Resolution	Acquisition Modes
SA220P	2 GS/s (default), or 1 GS/s (-LSR) <sup>1</sup>	2	14 bits	Single or multi-record (up to 131'072) or continuous steaming with CST option.

Table 1.3 - Acquisition sampling rate and resolution per channel.

# Data acquisition modes and functions

The SA220P ADC Card supports several acquisition modes and optional functions for real-time signal processing in FPGA. You can refer to the corresponding section for details.

#### ADC card modes:

- Digitizer acquisition mode (page 18)
- Real-time averaging mode (AVG option) (page 22)

#### Available signal processing features:

- Sampling rate reduction (binary decimation) (page 45)
- Baseline stabilization and digital offset (page 42)
- Data inversion (page 46)
- Thresholding (Zero-Suppress ZS1 option) (page 47)

#### Read out modes:

- One shot with single waveform
- One shot with multiple waveforms
- Simultaneous acquisition and readout (CST option) (page 29)

#### Dedicated application:

SS-OCT configuration and firmware (SS4 product version) (For details refer to SS-OCT manual)

<sup>&</sup>lt;sup>1</sup>Depending on your product version.

# 1.4 Trigger

The trigger settings applied to the ADC card are used to determine at which time the device will start recording data. The various trigger settings are outlined below.

## Trigger source

The trigger source can be:

- the signal applied to an input channel (internal triggering)
- an external signal applied to the TRG IN front panel input connector (external triggering)
- a self-trigger (See Self-Trigger (page 61) for this specific mode)
- a software trigger (See How to generate a software trigger? (page 79)).

The different trigger modes are detailed in section Trigger modes and time-stamps (page 58)

# Trigger impedance & coupling

The SA220P has a fixed 50  $\Omega$  termination impedance with DC coupling.

## Trigger input bandwidths

The bandwidth depends on the trigger source.

#### Channel trigger

The -3 dB bandwidth of the comparator of the channel triggers is from DC to 1.2 GHz.

## External trigger

The external trigger input has a bandwidth from DC to 2.5 GHz.

Refer to section How to set the external trigger? (page 81) for additional information.

# Trigger level

The trigger level specifies the voltage at which the selected trigger source will produce a valid trigger. All trigger circuits have sensitivity levels that must be exceeded in order for reliable trigger to occur.

Both the external trigger input and channel triggers have a hysteresis of 1% of FSR (Full Scale Range).

On the external trigger, the Full Scale Range FSR is  $\pm 5$  V, therefore the ADC card will trigger on signals with a peak-to-peak amplitude > 0.5 V.

When using the channel triggers, the trigger level must be set within Offset ± FSR.

# Edge trigger slope

The trigger slope defines which one of the two possible transitions will be used to initiate the trigger when it passes through the specified trigger level. Positive slope indicates that the signal is transitioning from a lower voltage to a higher voltage. Negative slope indicates the signal is transitioning from a higher voltage to a lower voltage.

# Trigger delays

For more details about triggers modes, post/pre-trigger delays and time-stamps, see Trigger modes and time-stamps (page 58).

# 1.5 Calibration

The SA220P is factory calibrated and shipped with a calibration certificate.

The internal calibration refers to the adjustment of ADC card internal parameters, corresponding to user selected parameters and required before starting acquisition.

#### Internal calibration

The internal calibration (or self-calibration) measures and adjusts the internal timing, gain and offset parameters between the ADCs and against a precise reference.

The ADC card includes a high precision voltage source and a 16-bit DAC, used to perform the input voltage and offset calibration.

The supplied software drivers include self-calibration function which can be executed upon user request. The ADC cards are never self-calibrated in an automatic way, (i.e. as a consequence of another operation). This ensures programmers have full control of all calibration operations performed through software in order to maintain proper event synchronization within automated test applications.

#### Note

For accurate time and voltage measurements it is recommended to perform a self-calibration once the module has attained a stable operating temperature (usually reached after 20 minutes of ADC card operation after power on).

A full internal calibration of a ADC card can be time consuming because of the many possible configuration states. Therefore, the self-calibration is performed only for the current configuration state, and is mandatory before making the first acquisition with given settings. Indeed the AqMD3 driver prevents an acquisition from being performed unless a self-calibration has first been completed. Note that some configuration changes do not require a new self-calibration. To avoid unnecessary self-calibrations, the IAqMD3Calibration.IsRequired IVI.NET property or the AQMD3\_ATTR\_CALIBRATION\_IS\_REQUIRED IVI-C attribute should be queried.

#### Caution

ADC card can usually work with signals present at the channel input, or trigger input. However, to ensure the best performance, or if the calibration is found to be unreliable (as shown by a calibration failure status), it is recommended to remove such signals.

Similarly, when working with internal clock, it is recommended to remove external reference input during calibration to avoid parasitic effects.

#### Caution

It is not recommended to perform multiple successive calibrations. If a recurrent calibration failure occurs, in case of specific application, please contact support for advice.

#### **Smart-calibration**

The smart calibration implemented in MD3 drivers allows to save time by automatically keeping in memory the calibration information from any self-calibration performed since the beginning of the session. When the acquisition parameters are changed, no re-calibration of the card is necessary if a

self-calibration has already been performed with the same acquisition conditions (i.e. the same set of parameters), unless the clock mode parameters are changed.

Indeed, any change in the clock mode parameters (i.e. **External clock frequency** or **Reference mode** parameters), induces a restart of the clocks which requires a new self-calibration.

For details, see Parameter change requiring a new self calibration (page 75).

# Factory calibration

Factory calibration is the process of measuring the actual performance of a device-under-test (DUT) using laboratory instruments that have significantly better performance than the DUT. Laboratory instrument performance must be traceable to the International System (SI) Units via a national metrology institute (NIST, NPL, NRC, PTB, CENAM, INMETRO, BIPM, etc.)

The measured performance is then compared to published datasheet specifications. For each factory calibration, Acqiris tests the performance corresponding to all datasheet specifications, for every installed option. If needed, the DUT is adjusted and re-qualified; ensuring it is in line with full specifications.

Our ADC cards are calibrated at factory during the production phase. There is no need to systematically calibrate each year.

Firstly, the cards include a self-calibration function providing a good degree of confidence that your card is operating within its specifications on a day-to-day basis, and triggering an error message if out of calibration relative to the internal calibration signal.

Secondly, our cards are warranted to stay within specification over the standard 3-year warranty. They usually stay within specification much longer and we rarely have to effectively recalibrate the cards.

Lastly, a onetime calibration can be ordered in case customer detects a deviation in the measure of its final product that appears to be caused by the ADC card. The onetime calibration consists in processing the card through production test to determine if it is still within specification:

- If yes, the ADC card is returned with the certificate of calibration which certifies it is within specification.
- If not, the required calibration is performed, and another production test is done to provide the certificate of calibration.
- If repair is required, and the card is out of warranty, a repair quote will be provided.

For more information, or to request for a calibration, please contact technical support support@acqiris.com.

## Chapter 2

# Signal Acquisition Modes and Real-Time Processing

Thanks to the powerful Xilinx Kintex Ultrascale FPGA, the SA220P enables real-time signal preprocessing on the sampled data e.g. data compression or noise reduction. This allows to save analysis time and make the user application running faster. Acqiris proposes various firmware and real-time processing features in the FPGA, so on-board processing can be optimized for each application and eventually for each of your system.

This section details the acquisition modes.

2.1	Digitizer acquisition mode	18
22	Real-time averaging mode (AVG ontion)	22

TIP

The modes available with your product depends on the firmware options ordered with your products. To check which options and mode are present on your ADC card you can use the MD3 Software Front Panel from the: Windows Start Menu > Acqiris > MD3 > Acqiris MD3 SFP. Then use the menu Help > About. The field System Options gives the option list.

TIP

#### Easy mode switch

A simple change of acquisition mode allows to automatically switch, for instance, from the digitizer to the average mode. The corresponding firmware switches automatically.

# 2.1 Digitizer acquisition mode

The digitizer mode (normal mode) allows standard data acquisition, including: ADC card initialization, setting of the acquisition, management of channel triggering for best synchronization, storing data in the internal memory and/or transferring them to the host computer.

The digitizer mode is the acquisition mode by default.

Note

For units ordered <u>without</u> the Digitizer mode (DGT option), a basic digitizer function is still available with some limitations. For the list of limitation, please refer to section Using basic digitizer function (without DGT option) (page 21).

## Single and multi-record acquisition modes

To maximize sampling rates and utilize memory as efficiently as possible the ADC cards include both single and multi-record modes. For both of these modes the data of all of the active channels is acquired synchronously; all of the ADC's are acquiring data at the same time, to within a small fraction of the maximum sampling rate.

The **single record acquisition mode** is the normal operation of most ADC card products. In this mode an acquisition consists of a waveform recorded with a single trigger. The user selects the sampling rate and record size, and sets the number of records to 1 (default value). For details about the trigger sources, see Trigger (page 13).

#### Standard acquisition and readout: Single record mode




Figure 2.1 - Acquisition sequence using a single record.

The ADC cards also feature a **multi-record acquisition mode**. This mode allows the capture and storage of consecutive single waveforms. Multi-record acquisition mode is useful as it can optimize the ADC card's sampling rate and memory requirements for applications where only portions of the signal being analyzed are important. The mode is extremely useful in almost all impulse-response type applications (RADAR, SONAR, LIDAR, Time-of-Flight, Ultrasonics, Medical and Biomedical Research, etc.).

In multi-record acquisition mode the acquisition memory is divided into a pre-selected number of records. Waveforms are stored in successive memory records as they arrive. Each waveform requires its own individual trigger.

#### Standard acquisition and readout: Multi-record mode



**Figure 2.2** - Acquisition sequence using a multi-records. It is possible to miss a trigger at high trigger rate, as illustrated with trigger 3.

The **multi-record acquisition mode** enables successive events, occurring within a very short time, to be captured and stored without loss. A very fast trigger rearm time is a crucial feature for multi-record acquisitions. Thanks to fast trigger rearm, the SA220P achieves very low "dead time" between the records of a multi-record acquisition. The "dead time" is the period after the end of an event when the card cannot accept a new trigger event. The re-arm time is provided in the SA220P's SA220P datasheet.

TIP

Program examples for Single record or multi-records acquisitions are available: For IVI-C C1:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples\IVI-C

For IVI.NET C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples\IVI.NET

## Acquisition memory

Data from the ADC is stored in on-board acquisition memory. The amount of memory in use for acquisition can be programmed and is selectable from 1 point to the full amount of acquisition memory available.

Model	Memory option ordered	Acquisition memory ordered	Max samples/channel
	MEA (default)	4 GB	Dual channel mode: 1 GSamples/ch
CADOD	-MEA (default)	4 G D	Single channel mode: up to 2 GSamples
SA220P	MED (antional)	0.CD	Dual channel mode: 2 GSamples/ch
	-MEB (optional)	8 GB	Single channel mode: up to 4 GSamples

**Table 2.1** - Maximum number of samples which can be recorded per channel, depending on ordered memory option.

For technical reasons, a certain acquisition memory overhead is required for each waveform, reducing the available memory by a small amount.

<sup>&</sup>lt;sup>1</sup>Or the alternative drive letter where the Acqiris MD3 Software has been installed on your machine.

TIP

The effective maximum memory available for acquisition depends on several parameters, such as the acquisition mode (single / multi-record / streaming), sampling rate, record size, number of records, trigger delay, etc.... This maximum is determined by the driver for each specific configuration. The AQMD3\_ATTR\_MAX\_SAMPLES\_PER\_CHANNEL attribute in IVI-C or IAQMD3Acquisition.MaxSamplesPerChannel property in IVI.NET can be used to retrieve the maximum number of samples per channel that can be acquired for a specific configuration. When using the Soft Front Panel, the Max Samples per channel parameter is given on the Acquisition panel.

## Acquisition time (Timebase range)

The timebase range defines the time period over which data is being acquired.

For example, the SA220P has a standard acquisition memory of 4 GB, i.e. 1 GSample/ch and a sampling rate of 2 GS/s. Therefore, at the maximum sampling rate, the ADC card can record a signal over a time window of up to 500 ms /ch.

Model	Memory option ordered	Acquisition memory	Max sampling rate	Max recording time window at higher sampling rate
	-MEA (default)	4 GB		500 ms on 2 channels
SA220P(default)	-IVIEA (deladit)	4 G D	2 GS/s	1 s on 1 channel
SAZZUF (deladil)	-MEB (optional)	8 GB	2 9 3 15	1 s on 2 channels
				2 s on 1 channel
	-MEA (default)	4 GB ————————————————————————————————————	100/2	1 s on 2 channels
SA220P-LSR				2 s on 1 channel
SAZZUF-LSK	MED (antional)		1 03/8	2 s on 2 channels
	-MEB (optional)			4 s on 1 channel

Table 2.2 - Maximum recorded time at maximum sampling rate, depending on ordered memory option.

#### Maximum acquisition time

There is a limit on the acquisition time / acquisition length in digitizer mode depending on the record size, post trigger delay and binary decimation factor. Above this limit, the driver returns a post-trigger overflow.

## Acquired data format

The raw 14-bit data is subjected to post-calibration processing, which compensates for gain and offset errors in the internal ADCs, The result of this post-processing is then stored and read-out as a 16-bit value. For this reason the returned data will not always be divisible by 4 as may be expected, neither equally spaced.

#### Signed left-aligned 16-bit ADC code

The signed, raw ADC code is shifted to the left to align to 16 bits. The result is then converted, with the sign, to the final format (16, 32 or 64 bits).

For the 14-bit SA220P, signed left-aligned 16-bit ADC code means that the signed raw ADC code is shifted to the left by 2 bits, and coded in 2's complement to the final number of bits (16, 32 or 64) as illustrated below.

	Signed raw (binary)	Signed left-aligned 16-bit (binary)
max ADC code	8191 (01 1111 1111 1111)	32764 (0111 1111 1111 1100)
min ADC code	-8192 (10 0000 0000 0000)	-32768 (1000 0000 0000 0000)
	-1 (11 1111 1111 1111)	-4 (1111 1111 1111 1100)
	1 (00 0000 0000 0001)	4 (0000 0000 0000 0100)

Table 2.3 - Structure of the signed left-aligned 16-bit ADC code

Note that because of ADC linearity corrections, all 16 bits should be considered when using the samples values in ADC code format.

# Using basic digitizer function (without DGT option)

If the ADC Card had been ordered with a specific application mode and without the digitizer mode (.i.e. without DGT firmware option), user can perfom the basic digitizer functions described in previous sections but with restriction for the following features:

- Limitation of the maximum record size
- Limitation of the maximum number of records limitation
- Decimation capability
- No baseline correction
- No self-trigger capability
- No data inversion capability.
- No pre-trigger
- Limitation of the post-trigger range.

# 2.2 Real-time averaging mode (AVG option)

#### Introduction

Averaging signals reduces random noise effects, improving the signal-to-noise ratio, as well as increasing resolution and dynamic range.

The averaging is performed by accumulating successive recorded waveforms.

The number of waveforms to be accumulated and the record length are defined by user. The waveforms are successively acquired and stored in a record. The accumulation of all the waveform records results in an "accumulated record" which is provided in output.

#### The main features are:

- Synchronous, single-channel and dual-channel, real-time sampling and averaging at 2 GS/s
- Averaging from 1 up to 65k, in steps of 1 trigger
- Effective acquisition length up to 512k per channel or 1M Samples, when using only the channel 1 (while disabling channel two).
- Noise suppressed accumulation (NSA)
- Self-Trigger mode for minimal synchronous (pattern) noise
- Baseline stabilization algorithm and digital offset
- Decimation factors of 2, 4, 8 or 16 with associated low pass filters, enabling decimated sampling rates at 1 GS/s, 500 MS/s, 250 MS/s and 125 MS/s.

## Timing sequence

The minimum time between summed events depends on the trigger **Rearm Time** as specified in the SA220P datasheet.




Figure 2.3 - Timing sequence in real-time averaging mode, for a single accumulation.




Figure 2.4 - Timing sequence in real-time averaging mode, in a multi-record mode with successive accumulations.

#### Supported readout modes:

- Single accumulation of N records
- Multi-record mode: possibility to perform successive accumulations of N record each. The trigger re-arm time between sequences is ~ 100 ns.
- Streaming: combined with the averaging mode (AVG), the CST option allows to readout previously averaged record while performing a new accumulation. This mode enables multiples
  and successive averaging sequences without missing any trigger. See Averager with simultaneous acquisition and readout (AVG & CST) (page 38).

User can define a post-trigger delay. The pre-trigger delay is not supported in averager mode.

The number of potential trigger lost between two acquisitions (single or multi-records) depends on several factors:

- The read time of the previous averaging sequence, depending on the number of samples to transfer and mainly on the PCIe connection and PC multitasking activity..
- The time to initiate the next acquisition.

The function simultaneous acquisition and readout (CST) can be combined with the averager mode, removing the above limitation and reducing the time between averaging sequences. See Averager with simultaneous acquisition and readout (AVG & CST) (page 38).

# Noise suppressed accumulation (NSA)

In some applications, such as time-of-flight spectrometry, the signal is a rare event sitting on top of a noisy baseline and the averaging process reduces the random noise.

As a consequence, to enhance the acquisition card ability to detect such signals in the presence of synchronous noise, the averaging firmware allows the user to set a Threshold that must be exceeded for each data value to be entered into the sum. Furthermore, the noise base can be subtracted from each data value above threshold before the accumulation is done (See Figure below). The noise base should always be equal or smaller than the threshold.




Figure 2.5 - Signal detection using noise suppressed accumulation.

TIP

It is possible to use the NSA on negative polarity pulse. By enabling the channel data inversion capability, the signal will be inverted before applying the NSA settings. See Data inversion (page 46).

#### Parameters:

**Enabled**: Specifies whether the noise suppressed accumulation is active. This attribute affects card behavior only when the acquisition mode attribute is set to averager.

**Threshold**: Specifies the threshold of the noise suppressed accumulation. Each data value must exceed the threshold value to be entered into the sum. This parameter is defined as signed left-aligned 16-bit ADC code, and in the range of [-32768, +32767].

NoiseBase: Specifies the noise base value for the noise suppressed accumulation. The noise base is subtracted from data values which are higher than the configured threshold. This parameter is defined as signed left-aligned 16-bit ADC code, and in the range of:

[Threshold - 32767, Threshold] if Threshold ≥ 0

[Threshold, Threshold+32769] if Threshold < 0

Note

The NSA basenoise must be equal or smaller than NSA threshold.

### Self trigger mode

See Trigger output (page 63).

# Baseline stabilization and digital offset

See section Other Signal Processing Features (page 41).

## Multi-purpose inputs and outputs (IO 1, 2)

The multi-purpose inputs and outputs (IO 1, 2) in the front panel may be used to control the accumulation or read the ADC card status:

## Parameters (ControllO interface)

In-AccumulationEnable: ADC card input (IO 1). This signal controls the execution of the averaging sequence. If a pulse occurs, then the next accumulation sequence will be executed. Otherwise, no accumulation is performed and the card is waiting for either a pulse on IO 1 or a stop.

#### Data readout

The data returned by the driver are 32-bit signed values.

#### Other AVG Parameters

Finally, below are specific parameters commonly used in the averager:

NumberOfAverages: number of waveforms to average in the record.

DataInversionEnabled: the data acquired may be inverted if desired, before the averaging.

Mode: select the averager mode (IAqMD3Acquisition.Mode property in IVI.NET or AQMD3\_VAL\_ACQUISITION\_MODE\_AVERAGER in IVI-C)

#### Enabling the Averager mode

#### **IVI.NET**

The average mode is selected by setting IAqMD3Acquisition. Mode property to Acqiris.AqMD3.AcquisitionMode.Averager:

instrument.Acquisition.Mode = AcquisitionMode.Averager;

#### IVI-C

The attribute AQMD3\_ATTR\_ACQUISITION\_MODE (Vilnt32) must be set to value AQMD3\_VAL\_ACQUISITION MODE AVERAGER:

```
AqMD3_SetAttributeViInt32( session, "", AQMD3_ATTR_ACQUISITION_MODE,
AQMD3_VAL_ACQUISITION_MODE_AVERAGER );
```

TIP

Program examples for acquisitions with real-time averaging are available: For IVI-C C1:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples\IVI-C

For IVI.NET C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples\IVI.NET

# **AVG Configuration**

The interfaces/methods/properties (functions/attributes) listed below are provided by the Acqiris MD3 Software. Detailed help on these interfaces may be found in the AqMD3 IVI Driver Help — Please refer to **AqMD3.chm** (IVI-C) or **Acqiris.AqMD3.Fx40.chm** (IVI.NET).

<sup>&</sup>lt;sup>1</sup>Or the alternative drive letter where the Acqiris MD3 Software has been installed on your machine.

# IVI-C

### Functions

Function	Description
AqMD3_NSAConfigure	Configures the Noise Suppressed Accumulation properties.
AqMD3_FetchAc- cumulatedWaveformInt32	This function returns the accumulated waveform which the digitizer has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned waveform data units are raw accumulated ADC values which may be converted to Volts by the formula: V = ScaleFactor * data + ScaleOffset
AqMD3_FetchAc- cumulatedWaveformReal64	This function returns the averaged waveform which the digitizer has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned waveform data units are Volts.

#### Attributes

Attribute	Description
AQMD3_ATTR_ ACQUISITION_MODE	The acquisition mode (i.e. Averager).
AQMD3_ATTR_ ACQUISITION_NUMBER_ OF_AVERAGES	Specifies the number of waveforms to average in the record. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager or PeakDetection.
AQMD3_ATTR_NSA_ ENABLED	Specifies whether the Noise Suppressed Accumulation is active. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager.
AQMD3_ATTR_NSA_ NOISE_BASE	Specifies the noise base value for the Noise Suppressed Accumulation. The noise base is subtracted from data values which are higher than the configured threshold. The units are ADC counts.
AQMD3_ATTR_NSA_ THRESHOLD	Specifies the threshold of the Noise Suppressed Accumulation. Each data value must exceed the threshold value to be entered into the sum. The units are ADC counts.

### **IVI.NET**

Interface	Method / Property name	Description		
IAqMD3Acquisition	Mode	The acquisition mode.		
IAqMD3Acquisition	NumberOfAverages	Specifies the number of waveforms to average in the record. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager or Peak-Detection.		
IAqMD3ChannelAccumulationNSA	Configure	Configures the Noise Suppressed Accumulation properties.		
	Enabled	Specifies whether the Noise Suppressed Accumulation is active. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager.		
	NoiseBase	Specifies the noise base value for the Noise Suppressed Accumulation. The noise base is subtracted from data values which are higher than the configured threshold. The units are ADC counts.		
	Threshold	Specifies the threshold of the Noise Sup- pressed Accumulation. Each data value must exceed the threshold value to be entered into the sum. The units are ADC counts.		
IAqMD3ChannelMeasurement	FetchAccumulatedWaveformInt32	This function returns the accumulated waveform which the ADC card has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned waveform data units are raw accumulated ADC values which may be converted to Volts by the formula: V = ScaleFactor * data + ScaleOffset.		
	FetchAccumulatedWaveformReal64	This function returns the averaged waveform which the ADC card has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned waveform data units are Volts.		

# Chapter 3

# Readout modes

# 3.1 Standard readout modes

As presented in the Digitizer acquisition mode (page 18), the two standard acquisition and readout modes are:

- Single record mode: one shot with single waveform, with a single trigger
- Multi-record mode: one shot with multiple waveforms, with multiple triggers

#### Standard acquisition and readout: Single mode




Figure 3.1 - Acquisition sequence using a single record.

#### Standard acquisition and readout: Multi-record mode




Figure 3.2 - Acquisition sequence using multi-records.

The specific readout mode(s) detailed in the following depends on your product version and ordered options.

# 3.2 Simultaneous acquisition and readout (CST option)

#### Overview

The simultaneous and readout mode (CST) answers the need for simultaneous ADC card acquisition and readout with triggered acquisitions. Compared with standard acquisition mode, this mode enables longer acquisition duration, and is dedicated to applications requiring no trigger loss.

Streaming mode: Simultaneous Acquisition and Readout (-CST)




Figure 3.3 - Acquisition sequence using a simultaneous acquisition and readout.

## Functional description

The CST option allows the user to readout multiple data streams while the acquisition is still running.

This feature can be used with digitizer mode or averaging mode. This section focuses on the usage of simultaneous acquisition and readout in digitizer mode. The next section presents the Averager with simultaneous acquisition and readout (AVG & CST) (page 38).


In a standard readout mode, acquisition and readout are sequential; the readout of the data is performed after the acquisition has stopped. Consequently, the duration of the acquisition is limited by the ADC card internal buffer memory size.

In CST mode, acquired records are streamed to the host computer while the ADC card is acquiring the next records. This mode supports acquisitions of triggered records of same length.

Enabling gaps between the triggered records, CST mode allows acquisition over longer periods. There is not maximum duration of the acquisition. The maximum trigger rate and record size depend on the readout data throughput.

There is a re-arm time between the records (~ 100 ns).

## The "data stream" concept



A data stream is defined as a sequence of data elements made available over time. In current implementation, there are 4 streams:

- 2 data streams containing the acquired samples for each channel
- 2 markers streams containing the time-stamps for each channel

Each stream can be read independently and in a time multiplexed manner allowing a fine tuning of the system and application performance.

All the streams have a single "pipe" to be channeled to which corresponds to the PCIe interface. The size of the "pipe" represents the volume of data flow that can be extracted from the card. When the stream data rate is larger of the available PCIe data bandwidth an overflow occurs and the acquisition stops.

Figure 3.4 - Illustration of the data stream concept.

# Usage

#### Acquisition

User should define:

- the record size: the number of samples per record should be a multiple of 32,
- the number of elements to fetch: should be a multiple of 16,

then, simply starts the acquisition.

Note

The maximum amount of data that can be streamed in a single CST acquisition is:  $2^{48} - 64$  bytes

#### **Output format**

Output data streaming is managed by the application. In output, raw data and markers are provided without any processing.

Each streams can be read independently or ignored.

#### Output data streams

Acquired data stream per channel

Acquired samples are in 14-bit format but 32-bit data are streamed in output.

When reading data, each int32 data returned by the function FetchDataInt32 contains 14-bit raw data, mapped on 16-bits and left aligned.

The NbOfElementsToFetch should verify:

NbOfElementsToFetch = NbOfSamplesToFetch / 2

About the number element to fetch: the element represents a number of Int32 of data or markers. For example:

AqMD3\_StreamFetchDataInt32(session, "StreamCh1", numElementsToFetch, elements.size(), elements.data(),&availableElements, &actualElements, &firstValidElement);

#### Where:

- StreamCh1/StreamCh2: defines the channel to fetch.
- numElementsToFetch: defines the minimum number of Int32 data to be fetched. It must be a multiple of 16.
- availableElements: returns the number of Int32 data already acquired and available to be fetched on-board.
- actualElements: returns the number of Int32 data fetched in the current call. This number is always <= numElementsToFetch.
- firstValidElement: represents the first valid Int32 element in the returned data buffer. It is used for data alignment reasons.
- elements: contains the int32 data returned by the function.

When fetching the data stream, each int32 contains 2x 14-bit raw data, mapped on 16-bits and left aligned. For example: element[0] contains sample\_0 and sample\_1, element[1] contains sample\_2 and sample\_3, etc....

Marker stream (absolute trigger position)

The marker stream contains the trigger time-stamps, encoded in 512 bits, as described below.

511	96	95	32	31	8	7	0
Reserved for future use		Trigger position		Trigger index		0x01	

Table 3.1 - Trigger time-stamp fields.

The trigger position in number of samples is given by: Returned Trigger position / 256

The trigger position in seconds is given by: Returned Trigger position / (256 x Sampling rate)

#### **Trigger position**

Using raw data output, trigger position is known with the accuracy of a sample (corresponding to the 1<sup>st</sup> sample). If customer application requires trigger position at sub-sample, the information is available on the marker stream (absolute trigger position).

#### Data truncation

The truncation on 12-bit, 10-bit or 8-bit allows to truncates the samples to fewer bits and packs them continuously on 12-bit instead of 16-bit, to reduce the total volume of data.

The truncation is disabled by default and can be enabled using AQMD3\_ATTR\_STREAM\_SAMPLES\_DATA\_TRUNCATION\_ENABLED IVI.C attribute or DataTruncationEnabled from IAQMD3StreamSamples IVI.NET interface.

#### Acquisition sequence

An example of CST acquisition sequence is illustrated below.




Figure 3.5 - CST acquisition sequence.

#### Data rate and overflow

The maximum data rate that can be sustained without overflow is limited by the PCIe sustained throughput on the target system, i.e. it depends on trigger rate and host computer and operating system settings.

With optimized settings and system, the SA220P can reach up to 6 GB/s in output. To have a list of recommended system and settings, please contact technical support <a href="mailto:support@acqiris.com">support@acqiris.com</a>.

Note

When an overflow occurs the writing to the stream buffers automatically stops. The already acquired data is still valid and can be read-out.

TIP.

To optimize the application data throughput it is recommended to use: **NbOfElementsToFetch** > 1 M especially for application with high trigger rate.

TIP

When less than NbElementsToFetch are available, the function StreamFetchDataInt32 (...) returns the number of availableElements (on-board) and no DMA read is performed.

#### Data buffer allocation

#### For data buffer

#### For marker buffer

```
ViInt64 markerStreamGrain = 0;
checkApiCall(AqMD3_GetAttributeViInt64(session, markerStreamName, AQMD3_ATTR_STREAM_
GRANULARITY_IN_BYTES, &markerStreamGrain));
ViInt32 const alignmentOverhead = (ViInt32)markerStreamGrain / sizeof(ViInt32) - 1;
vector<ViInt32> markerElements(nbrMarkerElementsToFetch + alignmentOverhead);
```

Note

Data unwrapping overhead is required in single channel mode (when Channel2 is disabled).

#### Code example

TIP

Program examples with streaming can be found in here:
For IVI-C C1:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples\IVI-C

# Configuration

The interfaces/methods/properties (functions/attributes) listed below are provided by the Acqiris MD3 driver.

CST acquisition mode may be enabled by setting the Streaming Mode to Triggered.

To stop the streaming mode, an Abort should be performed.

The different streams are implemented as instances of stream Repeated capabilities.

There are several types of stream Repeated capabilities. Detailed help may be found in AqMD3 IVI Driver Help (Please refer to AqMD3.chm (IVI-C) or Acqiris.AqMD3.Fx40.chm (IVI.NET).

**IVI.NET** 

<sup>&</sup>lt;sup>1</sup>Or the alternative drive letter where the Acqiris MD3 Software has been installed on your machine.

Interface	Method / Property name			
	Mode	The Streaming Mode is set to Disabled for regular ADC card operation. It can be set to Continuous for CSR enabled cards. It can be set to Triggered for CST enabled cards.		
IAqMD3AcquisitionStreaming	AqMD3StreamingModeDisabled	Streaming Disabled (Default).		
	AqMD3StreamingModeTriggered	Triggered Streaming, for CST enabled cards. This streaming mode performs continuous acquisitions of successive records and data readout, simultaneously. All records have the same pre-defined length. This mode supports an unlimited number of triggered records, depending of record size and trigger rate.		
IAqMD3Streams	Count	Indicates the number of stream repeated capabilities.		
	Name	Indicates the stream name for a given index.		
	FetchDataInt32	This function returns a stream of Elements. The ElementSizeInBits and the meaning of each Element depend on the StreamType.		
	Enabled	Specifies whether the stream is enabled on the card.		
	Туре	Indicates the type of the stream.		
	GranularityInBytes	Indicates the granularity of data for the FetchData operations.		
	MaxSizeInBytes	Indicates the maximal size of data for the FetchData operations.		
IAqMD3StreamMarkers	BitsPerMarker	Indicates the number of bits representing a Marker value.		
	FractionalBits	Indicates the number of fractional bits in the Marker value.		
IAqMD3StreamSamples	BitsPerSample	Indicates the number of bits per sample.		
	DataTruncationBitCount	Specifies the size in bits of an output stream Element. Ignored if DataTruncationEnabled is False.		
	DataTruncationEnabled	Specifies whether the Data Truncation is enabled.		
	DataTruncationKeepMsb	Specifies whether the output stream Element contains the most significant or the least significant bits of the raw ADC card data sample. Ignored if DataTruncationEnabled is False.		

# IVI-C

Function	
AqMD3_StreamFetchDataInt32	This function returns a stream of Elements. The ElementSizeInBits and the meaning of each Element depend on the StreamType.
AqMD3_GetStreamName	Returns the stream name that corresponds to the given one-based index.

Attributes			
AQMD3_ATTR_STREAMING_MODE	The Streaming Mode is set to Disabled for regular ADC card operation. It can be set to Continuous for CSR enabled cards. It can be set to Triggered for CST enabled cards.		
AQMD3_VAL_STREAMING_MODE_DISABLED	Streaming Disabled (Default).		
AQMD3_VAL_STREAMING_MODE_TRIGGERED	Triggered Streaming, for CST enabled cards. This streaming mode performs continuous acquisitions of successive records and data readout, simultaneously. All records have the same pre-defined length. This mode supports an unlimited number of triggered records, depending of record size and trigger rate.		
AQMD3_ATTR_STREAM_COUNT	Indicates the number of stream repeated capabilities.		
AQMD3_ATTR_STREAM_ENABLED	Specifies whether the stream is enabled on the card.		
AQMD3_ATTR_STREAM_TYPE	Indicates the type of the stream.		
AQMD3_ATTR_STREAM_GRANULARITY_IN_ BYTES	Indicates the granularity of data for the FetchData operations.		
AQMD3_ATTR_STREAM_MAX_SIZE_IN_BYTES	Indicates the maximal size of data for the FetchData operations.		
AQMD3_ATTR_STREAM_MARKERS_BITS_PER_ MARKER	Indicates the number of bits representing a Marker value.		
AQMD3_ATTR_STREAM_MARKERS_ FRACTIONAL_BITS	Indicates the number of fractional bits in the Marker value.		
AQMD3_ATTR_STREAM_SAMPLES_BITS_PER_ SAMPLE	Indicates the number of bits per sample.		
AQMD3_ATTR_STREAM_SAMPLES_DATA_ TRUNCATION_BIT_COUNT	Specifies the size in bits of an output stream Element.  Ignored if DataTruncationEnabled is False.		
AQMD3_ATTR_STREAM_SAMPLES_DATA_ TRUNCATION_ENABLED	Specifies whether the Data Truncation is enabled.		
AQMD3_ATTR_STREAM_SAMPLES_DATA_ TRUNCATION_KEEP_MSB	Specifies whether the output stream Element contains the most significant or the least significant bits of the raw digitizer data sample. Ignored if DataTruncationEnabled is False.		

# 3.3 Averager with simultaneous acquisition and readout (AVG & CST)

## Overview

The combination of averaging mode and streaming feature (AVG & CST options) allows signal acquisition, real-time averaging and data readout simultaneously, avoiding trigger loss.

The features specific to the averager mode are the same (maximum number of average, baseline correction, max record size, triggering, ...) — see detail in section Real-time averaging mode (AVG option) (page 22).

The addition of simultaneous acquisition and readout feature (CST) on top of real-time averaging, enables minimal dead time between accumulations.

# Functional description

The architecture is based on simultaneous acquisition and readout (CST), and enables simultaneous real-time averaging and transfer of accumulated records to host processor.

## Acquisition sequence

As illustrated below, the successive records of a sequence are accumulated. The readout of the resulting "accumulation record" is performed during the next averager accumulation. The readout can be performed as soon an "accumulation record" is acquired.

## Sequence in AVG and CST mode




Figure 3.6 - Acquisition and readout sequence in AVG+CST mode.

When compared with standard averager mode, the AVG&CST mode has neither AVG dead time nor readout time between acquisition sequences. The overall dead time between accumulated records is minimum and limited to trigger re-arm time (~ 100 ns), minimizing the risk of trigger loss.

Thanks to CST mode, high data rate can be sustained without losing any trigger.

The number of averages for an accumulation sequence can be selected: from 1 up to 65k triggers.

Note

When the abort command occurs, the ongoing partial accumulated record cannot be read.

# Acquisition sequence

First, user should configure the averager: Accumulation settings and features are the same as standard AVG. Then CST mode has to be enabled. Acquisitions are performed continuously until you stop them. See detailed acquisition sequence below.

The minimum number of averages is 4.

The maximum number of average records only depends on the record size and the size of the storage device.




Figure 3.7 - AVG & CST acquisition sequence.

## Performance

Excepted for small number of averages, the architecture enables no trigger loss. The maximum performance of the system depends on the number of averages and the trigger rate.

Note

The data truncation is not supported in averaging mode with streaming.

# Chapter 4

# Other Signal Processing Features

This sections presents the on-board signal processing features that can be enable e.g. to optimize signal performance or reduce data volume, depending on each application.

These features are common to the acquisition modes, excepted when specified differently.

4.1	Baseline stabilization and digital offset	.42
4.2	Sampling rate reduction (binary decimation)	45
4.3	Data inversion	. 46
4.4	Thresholding (Zero-Suppress - ZS1 option)	47

# 4.1 Baseline stabilization and digital offset

This functionality is recommended for time-domain applications needing very stable baseline, e.g. sequences of pulse.

The baseline fluctuation comes from low frequency noise (e.g. 1/f noise in ADC) or from the measurement side-effects.

The baseline stabilization can be enabled in both digitizer mode or in real-time averaging mode.

In addition, a digital offset can be applied after the baseline stabilization.




Figure 4.1 - Continuous baseline stabilization example.

# Principle

The baseline correction is not enabled by default. When activated, the baseline stabilization algorithm consists in the main following steps:

1. Baseline estimation: The estimated baseline is iteratively adapted to the input data.

The baseline is estimated from sampling of the incoming input data, except when a pulse is detected (pulse above or below a configurable threshold).

#### 2. Baseline correction:

The estimated baseline is subtracted from the (unfiltered) input data.

#### 3. (optional) Digital offset:

A configurable offset can be applied.

# Baseline correction calculation period.

There are two modes for baseline correction calculation (see Figure below).




Figure 4.2 - Comparison of the two modes of operation for baseline correction calculation.

- a) Continuous: the baseline correction computation is active all the time .
- b) **Between acquisitions**: the baseline calculation is active only outside the acquisition window (i.e. from the trigger to the end of the record, defined by acquisition size). In addition to threshold options, this mode is a way to exclude unwanted signal values from the baseline calculation, assuming that there is no or very low active signal outside the acquisition window.

# Configuration

For more information to configure this feature, see How to configure of the baseline stabilization? (page 84).

The interfaces/methods/properties (functions/attributes) listed below are provided by the Acqiris MD3 Software. Detailed help on these interfaces may be found in the AqMD3 IVI Driver Help — Please refer to **AqMD3.chm** (IVI-C) or **Acqiris.AqMD3.Fx40.chm** (IVI.NET).

## IVI-C

## **Function**

Function	Description
AqMD3_Chan- nelBaselineCorrectionConfigure	Configures the baseline correction properties.

## Attributes

Attribute	Description
AQMD3_ATTR_CHANNEL_ BASELINE_CORRECTION_ MODE	Defines the mode used during baseline correction accumulation.
AQMD3_ATTR_CHANNEL_ BASELINE_CORRECTION_ DIGITAL_OFFSET	Applies a digital offset after the baseline correction.
AQMD3_ATTR_CHANNEL_ BASELINE_CORRECTION_ PULSE_POLARITY	Defines pulse polarity for baseline correction.
AQMD3_ATTR_CHANNEL_ BASELINE_CORRECTION_ PULSE_THRESHOLD	Baseline pulse detection threshold, as signed left-aligned 16-bit ADC code.

# **IVI.NET**

Interface	Method / Property name	Description
IAqMD3ChannelBaselineCorrection	Configure	Configures the baseline correction properties.
	DigitalOffset	Applies a digital offset after the baseline correction. DigitalOffset is a signed left-aligned 16-bit ADC code.
	Mode	Defines the mode used during baseline correction accumulation.
	PulsePolarity	Defines pulse polarity for baseline correction.
	PulseThreshold	Baseline pulse detection threshold, as signed left-aligned 16-bit ADC code.

# 4.2 Sampling rate reduction (binary decimation)

A programmable binary decimation can be used to lower the sample rate by a ratio of 2, 4 or 8 (See table below). Sampling rate reduction can be used in both digitizer and averager acquisition mode.

Decimation Ratio	Resulting sampling rate
No	2 GS/s
2	1 GS/s
4	500 MS/s
8	250 MS/s

Table 4.1 - List of selectable sampling rates.

$$Decimated \ sampling \ rate = \frac{Sampling \ rate}{Decimation \ ratio}$$

To enable decimation, user should set the sampling rate to required decimated sampling rate.

# Decimation and bandwidth limitation

The table below provides the behavior when combining decimation and bandwidth limitation.

Decimation	Effective	Bandwidth (typ-	bandwidt	ı limited (BWL)		
factor	sampling '		None	BWL=700 MHz	BWL=200 MHz	BWL=20 MHz
1	2 GS/s	1.2 GHz	No filter	BWL=700 MHz	BWL=200 MHz	BWL=20 MHz
2	1 GS/s	475 MHz	Filter for decimation factor = 2	Filter for decimation factor = 2	BWL=200 MHz	BWL=20 MHz
4	500 MS/s	232 MHz	Filter for decim- ation factor = 4	Filter for decimation factor = 4	BWL=200 MHz	BWL=20 MHz
8	250 MS/s	115 MHz	Filter for decimation factor = 8	Filter for decimation factor = 8	Filter for decim- ation factor = 8	BWL=20 MHz

 Table 4.2 - Behavior and applied filter when combining decimation and bandwidth limitation.

# 4.3 Data inversion

By enabling the channel data inversion capability, the signal will be inverted.

This feature is available with both digitizer or real-time averaging mode.

The signal inversion is applied the NSA settings or the signal thresholding.

# Configuration

# IVI-C

Attribute	Description
AQMD3_ATTR_CHANNEL_ DATA_INVERSION_ ENABLED	Specifies whether the data acquired is inverted.

## **IVI.NET**

Interface	Method / Property name	Description
IAqMD3Acquisition	NumberOfAverages	Specifies the number of waveforms to average in the record. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager or PeakDetection.

# 4.4 Thresholding (Zero-Suppress - ZS1 option)

This feature is available on units ordered with firmware option ZS1<sup>1</sup>.

# Principle

The zero-suppress is a data reduction mode allowing to select data above a user-defined threshold, as depicted on figure below.

The threshold allows to identify the signal of interest.




Figure 4.3 - Zero-Suppress compression concept.

This feature allows data compression: signal data not complying with user criteria are suppressed and only the data complying with user criteria are stored and transferred to host computer.

It can be used in digitizer operating mode and combined with simultaneous acquisition and readout (CST).

- When used with the digitizer mode (DGT) only, the driver reconstructs the waveform in time and returns it to the user. User can select the value used to replace the suppressed values for waveform reconstruction.
- When the zero-suppress is combined with the streaming feature (CST): only the waveform sections selected by user defined criteria are transferred to the host computer.

The zero-suppress allows a larger time window to be captured, assuming a regular occurrence of the trigger condition which periodically segments the continuous data acquisition.

Note

The threshold can be positive or negative.

<sup>&</sup>lt;sup>1</sup>This capability is currently not supported for the SA220P-LSR. Please contact factory in case of need

TIP

The following sections describe the zero-supress concept when selecting waveforms and peaks above a threshold. It is also possible to select signals below a threshold by inverting the data values (using <code>DataInversionEnable</code>), before applying the zero-supress threshold. See Using zero-supress with negative pulses (page 55) for details.

## **Definitions**

The **threshold** is the user-defined level used to distinguish meaningful waveform sections, i.e. the meaningful acquired samples, from all others.

A **gate** is a region of interest and designates the successive waveform samples that are selected, based on the threshold criteria.

A **gated-record** corresponds to the data recorded within the gate.





Figure 4.4 - Illustration of a gated-record with hysteresis.

The **hysteresis** applies at the end of the gate and defines the value, below the threshold, at which samples will be ignored. It is defined as an absolute value.

## Sequence

The zero-suppress processing manages multiple gates within the triggered records.



**Figure 4.5** - Zero-suppress sequence and gate time-stamps. Note that the 3<sup>rd</sup> peak is not acquired in a gate since it is not in a triggered record.

## Trigger

All trigger sources can be used (See Trigger (page 13)).

A post-trigger can be used (positive trigger delay). A pre-trigger (negative trigger delay) is not supported.

## Gate

A gate starts whenever the data sample value is equal to or above the threshold.

A gate stops whenever the sample value is read below the threshold minus hysteresis value.

The start gate position is returned with a granularity of 8 samples, i.e. the gated-record can contain up to 7 samples below the threshold before the signal of interest.

The stop gate position is returned with a granularity of 32 samples, i.e. the gated-record can contain up to 31 samples below the hysteresis value at the end of the gate.




Figure 4.6 - Illustration of gated records granularity: start gate, stop gate.

## Pre and post-gate samples

It is possible to define the minimum number of samples guaranted before the gate start or after the gate stop using respectively PreGateSamples Or PostGateSamples parameters.

Pre and/or post-gate samples can be set from 0 to 24 samples by step of 8 samples. When used, this is the minimum number of samples guaranteed to be acquired before the gate starts and/or after the gate stops.

# Real-time processing

The real-time processing for each acquired waveform consists in:

- 1. For each trigger and during defined record length: extracting the samples with an amplitude greater that the gate threshold.
- 2. Appending pre- and post- samples to the event points (optional).
- 3. Formatting the event record
- 4. Stabilize the baseline within the event (optional see Baseline stabilization and digital offset (page 42))
- 5. Transferring the event records and associated meta-data to the host computer.

## Returned data

For details about data format, please refer to **Acquired data format section >** Signed left-aligned 16-bit ADC code (page 21).

# Digitizer mode only (DGT)

When reading the acquired records, the driver returns:

- their amplitude value for the samples complying with user criteria.
- a "Zero" defined by zeroValue (default is -32768) for samples below the defined threshold.

This is the readout mode used by default by the SFP.

# Digitizer mode combined with streaming (DGT+CST)

The following are returned to the host application:

- the gated-record data
- the gate position (referred as gate time-stamp) relative to the first sample where the trigger occurred

Both are using two different streams as illustrated below.

#### Acquired data stream

# Gated-record 2 Gated-record 3 Gated-record 4 Gated-record 5

#### Time-stamp stream

Т	Trigger time-stamp 1
G	Gate time-stamp 1 start
G	Gate time-stamp 1 stop
G	Gate time-stamp 2 start
G	Gate time-stamp 2 stop
G	Gate time-stamp 3 start
G	Gate time-stamp 3 stop
G	Gate time-stamp 4 start
G	Gate time-stamp 4 stop
Т	Trigger time-stamp 2
G	Gate time-stamp 5 start
G	Gate time-stamp 5 stop

**Figure 4.7** - Data readout structure. The data streamed contains the acquired samples in the region of interest. The time-stamp stream contains the timing information and a header allowing to differentiate trigger time-stamps from gate time-stamps

The gated-records are streamed successively.

The size of the gated-record depends on the gate length and can differ between successive gated-records.

The number of gated-records after each trigger can differ between triggers. Reading the time-stamp stream allows to unpack the gated-records.

The reading can start before the gate is completed.

## Note

The maximum amount of data that can be streamed in a single CST acquisition (with or without using the zero suppress) is:  $2^{48} - 64$  bytes

For example, if acquiring and streaming in zero suppress mode at 64 MBytes/s:  $500 \text{ Hz} \times 1000 \text{ gates} \times 64 \text{ samples} \times 2 \text{ Bytes} \approx 281 \text{M} \text{ seconds}$ , i.e 3 257 days.

## Time-stamp stream and data format

All the trigger and gate time-stamps are consecutively stored in the dedicated stream.

The specific header allows to distinguish the various type and size of time-stamps.

#### 4.4 Thresholding (Zero-Suppress - ZS1 option)

Time-stamps	Time-stamp Type	Time-stamp	
Header	Time-stamp Type	Size	
0x01	Trigger time-stamp	512-bits	
0x03	Trigger time-stamp with extended format	512-bits	
	(Incl. Zero-Suppress fields) - Not yet implemented	วา2-มเธ	
0x04	Gate start time-stamp	64-bit	
0x05	Gate stop time-stamp	64-bit	
0x08	Dummy Gate time-stamp	64-bit	

Table 4.3 - Time-stamp header type.

## Trigger time-stamps

The trigger time-stamp is encoded in 512 bits, as described below.

511	96	95	32	31	8	7	0
Reserved for future use		Trigger position		Trigger index		0x01	

Table 4.4 - Trigger time-stamp fields.

The trigger position in number of samples is given by: Returned Trigger position / 256

The trigger position in seconds is given by: Returned Trigger position / (256 x Sampling rate)

The trigger indexcorresponds to the trigger number.

TIP

The 64-bit trigger position field contains two fields: The left-aligned 58-bits contains the trigger sample position in sample unit. The 8 least significant bits are reporting the sub-sample position as in 1/256<sup>th</sup> of the sample period.

InitialXOffset = -1 \* TriggerPosition[0..7] / 256 + triggerDelayInSeconds InitialXTime = TriggerPosition[8..64] / 2 GS/s.

## Gate time-stamps

The gate time-stamps are encoded in 64-bits, as described below.

63	56	55	24	23	8	7	0
Reserved		Gate position		Reserved		0x04	
Table 4.5	Start gate	time-stamp fields.					
63	56	55	24	23	8	7	0
Reserved		Gate position		Reserved		0x05	

Table 4.6 - Stop gate time-stamp fields.

The gate position in number of samples is given by: (Returned gate position-1) x8

The **gate position** corresponds to the number of samples between the sample where occurred the related trigger event and the gated-record start or stop.





Figure 4.8 - Illustration of the the gate position.

In the time-stamp stream, the trigger time-stamps and the gate time-stamps are returned in block of 512 bits. Since one gate time-stamp is 64 bit, the 512-bit gate time-stamp block is completed by "dummy gate time-stamp" (identified with header 0x08).



	Time-stamp stream		
Header	Туре	Size	Total size
0x01	Trigger time-stamp 1	64 bits	512 bits
0x04	Gate time-stamp 1 start	64 bits	
0x05	Gate time-stamp 1 stop	64 bits	
0x04	Gate time-stamp 2 start	64 bits	
0x05	Gate time-stamp 2 stop	64 bits	512 bits
0x04	Gate time-stamp 3 start	64 bits	
0x05	Gate time-stamp 3 stop	64 bits	
0x08	Gate time-stamp dummy	64 bits	
0x08	Gate time-stamp dummy	64 bits	

**Figure 4.9** - Example of time-stamp header block: There are 3 gates in the triggered record and the 512-bit time-stamp block is completed by dummies.

# Control IO interface

Using the ADC card input IO 2 and a "trigger enable" signal, user can also control the records acquired or ignored.

**In-TriggerEnable** (IO 2): This signal controls the acquisition sequence by checking its value only for each trigger. If the trigger enable is '1' at the time of the trigger, the record will be acquired and processed. By the contrary, if the trigger enable is '0', the trigger is ignored.

## **Parameters**

The Hysteresis range value is [100; 1023].

The Threshold range value is [Hysteresis-32768; +32767].

The Threshold and Hysteresis is are entered in ADC code.

## 4.4 Thresholding (Zero-Suppress - ZS1 option)

The PreGateSamples specifies the minimum number of samples to be kept before the gate start condition. Possible values are 8, 16 or 24.

The PostGateSamples specifies the minimum number of samples to be kept after the gate stop condition. Possible values are 8, 16 or 24.

The ZeroValue is the value used to replace suppressed data samples in the waveform construct, in digitizer mode without streaming.

## **IVI.NET**

Interface	Method / Property name	
Acquisition	DataReductionMode	The data reduction mode.
	Hysteresis	Specifies the hysteresis width.
	PostGateSamples	Specifies the number of samples to be kept after gate stop condition.
	PreGateSamples	Specifies the number of samples to be kept before gate start condition.
IAqMD3ChannelZeroSuppress	Threshold	In ZeroSuppress DataReduction mode, the total amount of data recorded is reduced by eliminating samples below the level of interest: Threshold. The value is specified as a signed left-aligned 16-bit ADC code.
		The range of accepted values is [Hysteresis-32768, +32767].
	ZeroValue	In ZeroSuppress DataReduction mode, the value used to replace suppressed samples in a standard waveform construct. It is a signed left-aligned 16-bit ADC code

Enumeration	Values	
DataReductionMode	Disabled (default)	
DataNeductioniviode	ZeroSuppress	

## IVI-C

Attributes	
	Defined by a repeated capability:
AQMD3_ATTR_ACQUISITION_DATA_REDUCTION_ MODE	AQMD3_VAL_ACQUISITION_DATA_REDUCTION_MODE_ DISABLED
	AQMD3_VAL_ACQUISITION_DATA_REDUCTION_MODE_ ZERO_SUPPRESS
AQMD3_ATTR_CHANNEL_ZERO_SUPPRESS_ HYSTERESIS	Specifies the hysteresis width.
AQMD3_ATTR_CHANNEL_ZERO_SUPPRESS_POST_ GATE_SAMPLES	Specifies the number of samples to be kept after gate stop condition.
AQMD3_ATTR_CHANNEL_ZERO_SUPPRESS_PRE_ GATE_SAMPLES	Specifies the number of samples to be kept before gate start condition.
AQMD3_ATTR_CHANNEL_ZERO_SUPPRESS_ THRESHOLD	In ZeroSuppress DataReduction mode, the total amount of data recorded is reduced by eliminating samples below the level of interest: Threshold. The value is specified as a signed left-aligned 16-bit ADC code.
	The range of accepted values is [Hysteresis-32768, +32767].
AQMD3_ATTR_CHANNEL_ZERO_SUPPRESS_ZERO_ VALUE	In ZeroSuppress DataReduction mode, the value used to replace suppressed samples in a standard waveform construct. It is a signed left-aligned 16-bit ADC code


# Using zero-supress with negative pulses

For some applications, the signal of interest could be negative peaks.

It is possible to select relevant signal below the defined threshold and suppress data above it, by:

- 1. inverting data values (using DataInversionEnable),
- 2. applying the zero-suppress threshold.

## 4.4 Thresholding (Zero-Suppress - ZS1 option)



**Figure 4.10 -** To select only the waveform below a threshold T as illustrated on the right figure, user can enable data inversion, and then the zero-supress mode. In this case, the threshold has to be set to -T. (The threshold could be positive or negative).

# Chapter 5

# Control and Synchronization

5.1 External reference	58
5.2 Trigger modes and time-stamps	58
5.3 Trigger output	63
5.4 Multi-purpose inputs and outputs	65

# 5.1 External reference

For applications for which the user wants to replace the internal clock of the acquisition card and drives the ADC with an external source, an external reference signal can be used. The reference signal can be entered into the ADC card by the dedicated **REF IN** connectors.

# External reference (REF IN)

For applications that require greater timing precision and long-term stability than is obtainable from the internal clock, a 10 MHz or a 100 MHz reference signal can be used.

The external reference is nominally at 10 MHz or 100 MHz. However, frequencies in a range will be accepted. If your input is not at exactly the specified value, you must remember to compensate for the difference in your application since the ADC card and the driver have no way to know about such deviations.

Parameter	Value	Tolerance		
Nominal Frequency	100 MHz or 10 MHz	±1 kHz		
Signal level	-3 dBm to +3 dBm			
Impedance	50 Ω	50 Ω		
Coupling	AC			
Minimum ampliture	440 mVpp (sinus)			
Maximum power	2 mW			
Maximum voltage	900 mVpp (sinus)			
Impedance Coupling Minimum ampliture Maximum power	50 Ω AC 440 mVpp (sinus) 2 mW			

**Table 5.1** - External reference specifications.

If synchronization between several ADC cards is required, the reference signal should be applied to all of them.

# 5.2 Trigger modes and time-stamps

# Trigger modes

As listed previously the trigger source can be:

- the signal applied to an input channel (internal triggering)
- an external signal applied to the TRG IN front panel input connector (external triggering)
- a software trigger (See How to generate a software trigger? (page 79))
- a self-trigger (See Self-Trigger (page 61) for this specific mode)

# Pre- and post-trigger delay

# Description

To increase trigger flexibility, a pre- or post-trigger delay can be applied to the trigger position.

Note

The pre-trigger is not supported in Averager mode or when in combination with one of the following features: baseline stabilization, zero suppress (ZS1), data inversion capability or simultaneous acquisition and readout (CST).




Figure 5.1 - Acquisition timeline depending on the trigger delay defined.

# Trigger delay parameter

## Digitizer acquisition mode

The amount of pre-trigger delay can be adjusted between 0 and 100% of the acquisition time window, thus the minimum trigger delay is given by:

-1 \* Record size / SamplingRate

The maximum post-trigger delay is given, respectively in sample or seconds by:

 $(2^{24} - 1) *8 (in samples)$ 

(2<sup>24</sup> – 1) \*8/SamplingRate(in seconds<sup>1</sup>)

Note

When using a reduced sampling rate, the decimation changes the *SamplingRate* to apply in previous formulas.

Pre- or post-trigger delays are just different aspects of the same trigger positioning parameter:

- The condition of 100% pre-trigger indicates that all data points are acquired prior to the trigger,
   i.e. the trigger point is at the end of the acquired waveform.
- The condition of 0% pre-trigger (which is identical to a post-trigger of 0%) indicates that all data points are acquired immediately after the trigger, i.e. the trigger point is at the beginning of the acquired waveform.
- The condition of a non-zero post-trigger delay indicates that the data points are acquired after the trigger occurs, at a time that corresponds to the post-trigger delay, i.e. the trigger point is before the acquired waveform.

By definition post-trigger settings are a positive number and pre-trigger settings are a negative number.

The trigger delay granularity is less than one sample interval (~0s).

## Averager acquisition mode

In this mode the pre-trigger delay is not supported. Thus the minimum trigger delay is 0s.

The maximum trigger delay is given by:

The trigger delay granularity is given by:

8 / SamplingRate

# Trigger time interpolator and time-stamps

The trigger time-stamp is the trigger arrival time.

The ADC card accurately measures and stores these time-stamps using the information from the on board Trigger Time Interpolator (TTI). This information is essential for determining the precise relation between the trigger and the digitized samples of the signal. The TTI resolution determines the resolution of the trigger time-stamps.

Please refer to Trigger section of your SA220P datasheet for the relevant specifications.

## Managing time-stamps

The ADC card features a time-stamp counter. In multi-record acquisitions, each acquired record has a precise time-stamp, given by the time-stamp counter.

The accurate time-stamp of each trigger is given by the sum of the time reference and the time-stamp counter.

The time reference is configured:

- at the first card initialization,
- at the last initialization with reset flag = 1,

<sup>&</sup>lt;sup>1</sup>Actual limit might be slightly smaller.

or when using Set Time function (IVI-C) or writing Time (IVI.NET).

The time-stamp counter is reset each time the time reference is configured.

User can control the reset of the time-stamp counter thanks to the TimeResetMode property:

- Immediate: The time-stamp counter is reset upon software, using Set Time function (IVI-C) or writting Time (IVI.NET), then it continues counting freely.
- OnFirstTrigger: The time-stamp counter is reset by the first trigger of a (multi-record) acquisition.

## **Parameters**

#### IVI-C

InitialXTimeSeconds: Specifies the seconds portion of the absolute time at which the first data point was acquired.

InitialXTimeFraction: Specifies the fractional portion of the absolute time at which the first data point was acquired.

The actual time is the sum of InitialXTimeSeconds and InitialXTimeFraction.

Note

Adding these values in a variable of type double implies a loss of precision.

#### **IVI.NET**

StartTime: StartTime is the time between the first valid data point (that is the data point at index FirstValidPoint) in the waveform and the trigger. Positive values indicate that the StartTime occurred after the trigger. If StartTime is zero, the waveform is not relative to anything, or the relative measure is zero, or the waveform is empty.

**EndTime:** EndTime is the time between the last valid data point in the waveform and the TriggerTime. Positive values of EndTime indicate that it occurred after the trigger. If EndTime is zero, there is exactly one data point and the StartTime is zero, or the waveform is empty.

TotalTime: TotalTime is the timespan represented by the valid points in the waveform. Numerically, it is equivalent to the IntervalPerPoint \* (ValidPointCount - 1). It is also numerically the EndTime – StartTime. TotalTime is zero if there is exactly one data point in the waveform, or the waveform is empty.

TriggerTime: TriggerTime is the absolute time at which this measurement was triggered. Note that this differs from Start Time in that the trigger may have occurred at some time other than when the first data point was captured, as in pre-trigger or post-trigger applications. TriggerTime is an absolute time and cannot be set to zero. If it is set to NotATime, the waveform is empty or there is no absolute reference for the waveform.

# Self-Trigger

Apart from the trigger sources described in the section Trigger (page 13) (internal and external triggering), another trigger mode called Self-Trigger is proposed.

In this mode, a periodic trigger signal from the ADC Card is automatically generated and can be used to synchronize the user system. It also allows to minimize the synchronous noise.

It can be used with digitizer and averager acquisition mode.

## Self Trigger

In self-trigger mode an autonomous trigger signal is generated internally in the ADC card and output through the front panel TRG OUT connector. This trigger signal consists of programmable periodic pulses that are synchronous to the sample clock.

The self-trigger mode serves two purposes:

- Reducing system jitter by synchronizing the input signal to the sample clock
- Minimizing the impact of the synchronous noise of the ADC Card.

To use the Self-Trigger mode, the Trigger ActiveSource must be set to SelfTrigger.

#### Note

Trigger signal synthesized (PIO3): The period has to be a multiple of 8 ns or it will be rounded to the next 8 ns step. Please contact Acqiris for any specific demand relative to this limitation or to self trigger.

#### **Parameters**

ActiveSource (IAqMD3Trigger.ActiveSource property): Specifies the trigger source. There are three trigger sources: internal, external and self-trigger. If the Self-Trigger mode is selected the Self-Trigger parameters should be set and the IO 3 output should be enabled.

Frequency (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Specifies the frequency of the Self-Trigger square wave signal. The units are Hertz and range is [0.1, 125e6].

DutyCycle (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Configures the duty cycle of the Self-Trigger square wave signal. Units are percentage of the period. Range is [0.1, 99.9].

Slope (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Specifies whether a rising or a falling edge of the generated waveform triggers the acquisition card.

Out-AveragerAwg (ControlIOs interface): Self-Trigger signal is propagated through the IO 3.

# 5.3 Trigger output

A trigger output pulse can be generated for external synchonization.

When the ADC card is ready to be triggered and a valid trigger signal occurs, a trigger output pulse is generated. This signal is available on the front panel TRG OUT MMCX connector, and may be enabled or disabled as required.

In idle state, Trigger Out signal is low. When a trigger is accepted a high level pulse occurs.

There are several trigger sources or signals which may be assigned to the trigger out connector (See table below).

Trigger out sources	Description of signal
TriggerAccepted (default)	A pulse signal is sent directly to the Trigger Out.
TriggerAcceptedResync	A pulse signal resynchronized to a sub-multiple of sample clock is sent to the Trigger Out.
TriggerCompare	The trigger input condition has been satisfied, but not necessarily triggered, e.g. the trigger enable was not asserted.
SelfTrigger	See Self trigger mode (page 24).

Table 5.2 - List of supported trigger out signals.

# Trigger output signal behavior

By default, the trigger output is **LowLevel**.

If selecting a trigger output source, e.g. **TriggerAcceptedResync** or **TriggerAccepted** as trigger output source, when the ADC card is ready to be triggered and a valid trigger signal occurs, a trigger output pulse is generated.

# Selecting the trigger output source

The trigger output can be selected using following properties / attributes:

Driver	Attribute / Property	Available Instance Value	
N/I C	AQMD3_ATTR_TRIGGER_OUTPUT_ENABLED	Boolean	
IVI-C	AQMD3_ATTR_TRIGGER_OUTPUT_SOURCE	TriggerAccepted, TriggerAcceptedResync,	
NANET	IAqMD3TriggerOutput.Source	TriggerCompare, SelfTrigger	
IVI.NET	IAqMD3TriggerOutput.Enabled	Boolean	

# **Specifications**

In the default software configuration, the output swing is 3.3 V, when unloaded and 1.6 V when terminated on 50  $\Omega$ .

The maximum output current capability is  $\pm$  15 mA. As the output is retro-terminated, it is possible to drive a 50  $\Omega$  line un-terminated (HiZ) without loss of performance.




Figure 5.2 - Trigger output block diagram.

Note

The external trigger output functionality is implemented in the hardware. No trigger out signal occurs for software-generated triggers.

# 5.4 Multi-purpose inputs and outputs

The multi-purpose I/O connectors may be used for any of the functions shown in the following table:

IO Connector Functions	Туре	Description of signal	Mode / Option	Notes
Inputs				
Disabled	-	IO connector is disabled.		
In-AccumulationEnable	Level	This signal controls the execution of the averaging sequence.	-AVG	IO 1 only
In-TriggerEnable	Level		Digitizer mode	IO 2 only.
In-BScanSync	Pulse	SS-OCT application: B-scan Trigger Input.	-SS4/SS5	IO 2 only
In-CScanSync	Pulse	SS-OCT application: C-scan Trigger Input.	-SS4/SS5	IO 3 only
Outputs				
Out-LowLevel	Level	Fixed 'low' level signal for debug purposes.		
Out-HighLevel	Level	Fixed 'high' level signal for debug purposes.		
Out-AScanSync	Pulse	SS-OCT application: A-scan Trigger Output (Requires -SS4 option).		IO 1 only.
Out-AScanEna	Level	SS-OCT application: A-scan Trigger Enable (Requires -SS4 option). If High, the card is processing A-scans		IO 1, 2 or 3.
Out-AScanUp	Level	SS-OCT application: A-scan Trigger Up(Requires -SS4 option). Used to distinguish source up/down (forward/backward sweeps).		IO 1, 2 or 3.
Out-BScanSync	Pulse	SS-OCT application: B-scan Trigger Output (Requires -SS4 option).		IO 2 only.
Out-CScanSync	Pulse	SS-OCT application: C-scan Trigger Output (Requires -SS4 option).		IO 3 only.

Table 5.3 - List of signals selectable for the programmables I/Os.

The list of Available signals is indicated (as a comma separated list) by member IAqMD3ControlIO.AvailableSignals (IVI.NET) or attribute AQMD3\_ATTR\_CONTROL\_IO\_AVAILABLE\_SIGNALS (IVI-C).

# Signal Logic Levels

The multi-purpose IO signals are 3.3 V CMOS compatible (5V Tolerant buffer). The levels shown in the table below should be observed.

Direction	Low level	High level
Input	<0.8 V	> 2.0 to 3.45 V
Output	In the range 0 to 0.8 V	In the range 1.6 to 3.3 V

Table 5.4 - Logic levels.

## As an Input

The input is high-impedance and will be pulled high if unconnected via an internal weak pull-up (10 k pull-up resistor).




Figure 5.3 - Programmable IO schematic

## As an Output

The high level output will typically give 1.6 V into 50  $\Omega$ . As can be seen in the diagram below, the 3.3 V output buffer has a 50  $\Omega$  resistor in series. Therefore the available output high level voltage will depend on the load applied. In the example below a 50  $\Omega$  termination will result in a nominal high level of 1.6 V.

(Vo = (Rload/(50 + Rload)) \* 3.3).




Figure 5.4 - Output equivalent circuit.

# Chapter 6

# Programming Information

This section provides general programming information regarding the use of the Acqiris drivers.

The AqMD3 IVI driver provides access to the functionality of AqMD3 ADC cards through a .NET or ANSI C API which also complies with the IVI specifications.

# 6.1 Overview of the AqMD3 Driver

# Development environments

**IVI-C** Driver

The **AqMD3 IVI-C** driver can be used in the following development environments: Visual C++, LabWindow/CVI, LabVIEW, MATLAB.

**IVI.NET Driver** 

The **AqMD3 IVI.NET** driver can be used in the following development environments: Visual C#, Visual C++/CLI, Visual Basic.NET

## **Driver API documentation**

The AqMD3 APIdocumentation can also be accessed from:

IVI-C: Start > Acgiris > MD3 > Documentation > AqMD3-C IVI Driver Version# Documentation

IVI.NET: Start > Acqiris > MD3 > Documentation > AqMD3.NET IVI Driver Version#

Documentation

or from:

IVI-C: C:\Program Files<sup>1</sup>\IVI Foundation\IVI\Drivers\AqMD3\AqMD3.chm

IVI.NET: C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Acqiris.AqMD3.Fx40.chm.lnk

You can also found more information about IVI at http://www.ivifoundation.org/resources.

Note

The drivers IVI.COM AqMD2 and IVI-C AqMD2, based on previous AgMD2 driver, are available but are no recommended for new designs or new projects.

See C:\Program Files (x86)\IVI Foundation\IVI\Drivers\AqMD2

<sup>&</sup>lt;sup>1</sup>(Or your installation path)

# Program examples

You may build and run the example programs installed with the driver. They demonstrate driver usage in a variety of application development environments.

Program examples can be found in C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples

# 6.2 Programming with the IVI-C Driver in various development environments

IVI-C drivers are implemented using standard Windows DLL technology. Consequently, IVI-C drivers can be used in a wide variety of development environments. The topics in this section provide detailed instructions on how to access and use IVI-C drivers in a variety of popular development environments. Each topic includes a complete example of IVI-C driver usage.

# Using Visual C++

Explains how to use the IVI-C driver from Visual C++.

## Referencing the Driver

In order to access any of the driver functions, the proper header file (.h) must be included in the project and the proper import library (.lib) must be referenced. This section demonstrates usage of the driver using instrument-specific references.

All IVI-C driver programs must do the following:

- #include "AqMD3.h"
- Link to AqMD3.lib
- Prefix function calls with "AqMD3\_"

To use the AqMD3 specific driver, perform the following steps in Visual Studio.

- 1. In solution explorer, right-click on the project and choose **Properties**.
- 2. In the property pages dialog, expand the Linker node and select Input.
- 3. In the Additional Dependencies field, enter "AqMD3.lib".
- 4. Click OK.
- 5. In the main application source file (.cpp), add the following line to the top of the file:

```
#include "AqMD3.h"
```

Visual Studio must know the path to your driver's library (.lib) and header (.h) files. You can enter the following paths using the Tools, Options, Projects and Solutions, VC++ Directories dialog.

- For Include Files (Win32 & x64) add: C:\Program Files (x86)\IVI Foundation\IVI\Include
- For Library Files (Win32) add: C:\Program Files (x86)\IVI Foundation\IVI\Lib\_\msc
- For Library Files (x64) add: C:\Program Files (x86)\IVI Foundation\IVI\Lib x64\msc

Note: For 32 bit operating systems paths start with: C:\Program Files\

Alternately, these paths may be entered in the Project Properties dialog, Configuration Properties, C++ and Linker panes.

## Initializing the Driver

Calling **AqMD3\_InitWithOptions** will establish an I/O connection to an instrument (often referred to as an "I/O session") or setup the driver to work in simulation mode. Calling **AqMD3\_close** at the end of your program is required by the IVI specifications, else unpredictable driver behavior could result. Any resources held by the driver will not be properly released if **close** is not called.

For more details on initializing the driver, see AqMD3.chm, section Initializing the Driver.

```
ViSession session;
ViStatus status;
status = AqMD3_InitWithOptions("PXI40::0::0::INSTR", VI_TRUE, VI_TRUE, "", &session);
status = AqMD3_close(session);
```

## **Initializing Using Options**

This example shows how IVI-defined initialization options and driver-specific options can be passed to the Initialize function.

```
// If true, this will query the instrument model and fail initialization
// if the model is not supported by the driver
ViBoolean idQuery = VI_FALSE;
// If true, the instrument is reset at initialization
ViBoolean reset = VI_FALSE;
// Setup IVI-defined initialization options
ViConstString standardInitOptions =
"Cache=true, InterchangeCheck=false, QueryInstrStatus=true, RangeCheck=true,
RecordCoercions=false, Simulate=false";
status = AqMD3_InitWithOptions("PXI40::0::0::INSTR", idQuery, reset, standardInitOptions,
&session);
status = AqMD3_close(vi);
```

# **Accessing Attributes**

Accessing attributes in an IVI-C driver is accomplished via a set of IVI-defined accessor functions. There are two accessor functions for each attribute type -- one accessor for reading attribute values and another accessor for writing attribute values.

The standard attribute accessors for reading attribute values are:

- GetAttributeViInt32
- GetAttributeViInt64
- GetAttributeViReal64
- GetAttributeViBoolean
- GetAttributeViString

Correspondingly, the standard attribute accessors for writing attribute values are:

- SetAttributeViInt32
- SetAttributeViInt64
- SetAttributeViReal64
- SetAttributeViBoolean
- SetAttributeViString

Each attribute accessor takes an attribute ID that uniquely identifies the attribute to access. These attribute IDs are #define'd constants listed in the AqMD3.h header file and documented in the "Attributes by Name" section of the help file.

The following example demonstrates basic usage of attribute accessors to read and write IVI-C driver attribute values.

# 6.3 Migrating from MD2 2.x to MD3 3.x

Please refer to the following documents for guidelines, accessible from: Start > Acqiris > MD3 > Documentation or from: C:\Program Files\Acqiris\MD3\Documentation

- AgMD2 to AqMD3 (IVI-C) Software Migration Note.pdf
- AgMD2 IVI.COM to AqMD3 IVI.NET Software Migration Note.pdf

# 6.4 Initial configuration

At initialization, the driver uses the pre-defined defaults values. The following table details the initial configuration of the ADC card.

Property	Default value	Comment
Channel <i>i</i> (with <i>i</i> = 1, 2)	Enable	
Input filter	Bypass = false	The bandwidth is fixed
Vertical range	2.5 (Volts)	
Vertical offset	0 (Volts)	
Vertical coupling	DC	
Trigger source	Internal1	
Trigger delay	0 (ns)	
Trigger type	Edge	
Trigger coupling	DC	
Trigger level	0 (Volts)	
Trigger slope	Positive	
Interleave	Disable	
Mode	Normal (DGT)	
Sampling rate	2 GS/s	
Sample clock	Internal	
Reference oscillator	Internal	
Reference oscillator frequency	10 MHz	Fixed
Record size	1024	
Number of records to acquire	1	
Number of averages	1	for AVG mode only

# 6.5 Apply setup

The MD3 driver implements the following consistent behavior: **No configuration change is applied immediately to the ADC card hardware.** Specifically, this means that setting any property/attribute only changes the 'setup' in the driver, and an explicit call to **ApplySetup** is required to implement the change in the card hardware.

There are some exceptions for 'actions': being methods/functions that perform an action which e.g. modifies also the ADC card's state.

The following methods WILL perform an implicit **ApplySetup** before the actual action.

# Actions with implicit ApplySetup

Method name	Description
SelfTest	To insure the card is actually in the desired state before doing the self test.
SelfCalibrate	To insure the card is actually in the desired state before self-calibrating.
Initiate	To apply the configured setup to the card hardware before starting the measurement.
Read	All Read methods start by performing an Initiate followed by Wait and then Fetch.
Reset	Places the card in a known state and configures card options on which the IVI specific driver depends.
ResetWithDefaults	Does the equivalent of Reset and then, (1) disables class extension capability groups, (2) sets attributes to initial values defined by class specs, and (3) configures the driver to option string settings used when Initialize was last executed.

# Chapter 7

# HowTo...?

7.1 How to discover the PXI Instrument?	74
7.2 How to calibrate the card?	75
7.3 How to configure and read data on two channels?	77
7.4 How to access repeated capabilities?	78
7.5 How to generate a software trigger?	79
7.6 How to enable or bypass the bandwidth limiter?	80
7.7 How to set the external trigger?	81
7.8 How to perform binary decimation? (depending on firmware)	82
7.9 How to load a new firmware?	83
7.10. How to configure of the baseline stabilization?	84

## 7.1 How to discover the PXI Instrument?

User has to link the AqLio.lib installed by MD3 in his project.

#### C:\Program Files (x86)\IVI Foundation\IVI\Lib\_x64\msc

The C/C++ code below can be used to discover the PXI instruments on user system and get their VISA addresses.

```
#include <stdio.h>
#include <visa.h>
int main()
      ViSession rm = VI_NULL;
      viOpenDefaultRM( &rm );
      ViChar search[] = "PXI?*::INSTR";
ViFindList find = VI_NULL;
      ViUInt32 count = 0;
      ViChar rsrc[256];
      ViStatus status = viFindRsrc( rm, search, &find, &count, rsrc );
      if( status==VI SUCCESS && count>0 )
                do
                       printf( "Found: \"%s\"\n", rsrc );
                        status = viFindNext( find, rsrc );
                } while( status==VI SUCCESS );
                viClose( find );
      else if( count==0 )
      printf( "No PXI instrument found\n" );
      viClose( rm );
      return 0;
```

## 7.2 How to calibrate the card?

## Calibration principle

The card is initialized without calibration.

A calibration is mandatory before making any acquisition to guarantee measurement accuracy. The MD3 driver prevents an acquisition from being performed unless a self-calibration has first been completed.

Since a full internal calibration of an ADC card can be time consuming because of the many possible configuration states, the self-calibration is performed only for the current configuration state. A new self-calibration is required after every change of configuration of the card.

See Calibration (page 15) section.

## Running fast calibration

The function **SelfCalibrate** should be used to perform a fast calibration.

Note

As explained above, a calibration is required after every acquisition parameter modification (e. g. full scale range, filter, sample rate, ...). The IAqMD3Calibration.IsRequired IVI.NET property or the AQMD3\_ATTR\_CALIBRATION\_IS\_REQUIRED IVI-C attribute can be used to check if a new self calibration is required.

#### MD3 Smart-calibration

The smart calibration implemented in MD3 drivers allows to save time by automatically keeping in memory the calibration information from any self-calibration performed since the beginning of the session. When the acquisition parameters are changed, no re-calibration of the card is necessary if a self-calibration has already been performed with the same acquisition conditions (i.e. the same set of parameters), unless the clock mode parameters are changed.

Indeed, any change in the clock mode parameters (i.e. **External clock frequency** or **Reference mode** parameters), induces a restart of the clocks which requires a new self-calibration.

## Parameter change requiring a new self calibration

The table below lists the parameters that require a new self calibration of the card when changed.

Group	Category	Parameter	Calibration required
	Acquisition	Sampling rate	- 0 1 11 4 111 1 1 1 1 1 1 1 1
Α	Channel parameters	Vertical range	Only the 1st time, for an identical set of parameter values
		Input filter Bypass (Yes/No)	- Values
В	Trigger	Trigger source	Only the 1st time
С	External reference	Reference mode (External or Internal Reference)	Each time this parameter changes

Note

The channel parameters are calibrated independently per channel.

## Driver interfaces and functions

The interfaces/methods/properties (functions/attributes) listed below are provided by the Acqiris MD3 driver. Please refer to **AqMD3.chm** (IVI-C) or **Acqiris.AqMD3.Fx40.chm** (IVI.NET) for detailed help.

### IVI-C

**Functions** 

AqMD3\_SelfCalibrate

**Attributes** 

AQMD3\_ATTR\_CALIBRATION\_IS\_REQUIRED

#### **IVI.NET**

Interface	Method / Property name	
IAaMD2Colibration	IsRequired	
IAqMD3Calibration	SelfCalibrate	

# 7.3 How to configure and read data on two channels?

To configure and read the data on two channels, user should:

1) Configure two channels.

For instance:

```
//configure channel1
driver.Channels["Channel1"].Configure(range, offset, coupling, true);
//configure channel2
driver.Channels["Channel2"].Configure(range_ch2, offset_ch2, coupling, true);
```

#### 2) Readout both channels.

#### For instance:

```
// Fetch acquired data.
\ensuremath{//} Giving a null pointer as data array to the fetch function means the
\ensuremath{//} driver will allocate the proper amount of memory during the fetch call.
Ivi.Digitizer.IWaveformCollection<Int16> waveformsCh1 = null;
Ivi.Digitizer.IWaveformCollection<Int16> waveformsCh2 = null;
waveformsCh1 = driver.Channels["Channel1"].MultiRecordMeasurement.FetchMultiRecordWaveform
(firstRecord,
      numRecords,
      offsetWithinRecord,
      numPointsPerRecord,
      waveformsCh1
//fetch the data on channel 2
waveformsCh2 = driver.Channels["Channel2"].MultiRecordMeasurement.FetchMultiRecordWaveform
(firstRecord,
      numRecords,
      offsetWithinRecord,
      numPointsPerRecord,
      waveformsCh2
```

# 7.4 How to access repeated capabilities?

For SA220P, the AqMD3 driver supports the following repeated capabilities with pre-defined values detailed in following table.

Repeated capability	Available instance name
Channel	"Channel1", "Channel2"
TrimmarCauraa	"Internal1", "Internal2",
TriggerSource	"External1", "Software", "Immediate", "SelfTrigger" (for AVG mode)
ArmSource	Not supported
LogicDevice	Not supported
PrivateFirmware	Not accessible
PrivateStore	Not accessible
ControllO	"ControllO1", "ControllO2", "ControllO3"
DelayControl	Not supported
LogicDeviceIFDL (Inter FPGA Data Link)	Not supported
LogicDeviceMemoryBank	Not supported
MonitoringValue	These parameters are for information only or can be used for debugging purpose. There are accessible through the MD3 SFP or the command below.Please refer to AqMD3.chm (IVI-C) or Acqiris.AqMD3.Fx40.chm (IVI.NET).
Stream	"streamCh1", "MarkersCh1", "streamCh2", "MarkersCh2"

The number of instances and their names however can be queried from the driver:

- Using the AqMD3 IVI.NET driver:
   Collection Interfaces have a Count property. Instances interface have Name property. User can iterate over all collection instances using .NET foreach loop control.
- Using the AqMD3 IVI-C driver:
   For each repeated capability XXX, there is a AqMD3\_ATTR\_XXX\_COUNT attribute and a AqMD3\_GetXxxName function (e.g. AqMD3\_ATTR\_CHANNEL\_COUNT attribute and AqMD3\_GetChannelName function).

# 7.5 How to generate a software trigger?

A call to function AqMD3\_SendSoftwareTrigger (IVI-C) or to method IAqMD3Trigger.SendSoftwareTrigger (IVI.NET) sends a single software trigger.

SendSoftwareTrigger() must be called as many times as required.

Multi-record acquisitions required a trigger per record. Accumulated records require a trigger per accumulation. SendSoftwareTrigger() needs to be called for each trigger event.

# 7.6 How to enable or bypass the bandwidth limiter?

The ADC supports several bandwidth filter at different frequencies. User can chose to enable disable the bandwidth limiter.

## Enabling the filter

The following commands allow to enable the filter.

Using the AqMD3 IVI-C driver:

```
AqMD3_SetAttributeViBoolean(session, "Channell", AQMD3_ATTR_INPUT_FILTER_BYPASS, VI_FALSE);
```

Using the AqMD3 IVI.NET driver:

```
driver.Channels[L"Channel1"].Filter.Bypass = false;
```

## Disabling the filter

The following commands allow to bypass the filter.

Using the AqMD3 IVI-C driver:

```
AqMD3_SetAttributeViBoolean(session, "Channell", AQMD3_ATTR_INPUT_FILTER_BYPASS, VI_TRUE);
```

Using the AqMD3 IVI.NET driver:

```
driver.Channels[L"Channel1"].Filter.Bypass = true;
```

## Selecting the filter frequency

User can select the desired the Max frequency by setting "Channels  $\blacksquare$ . Filter. MaxFrequency".

Both Channel 1 and Channel 2 must have the exact same filter configuration.

Using the AqMD3 IVI-C driver:

```
ins.Channels["Channel1"].Filter.Bypass = false;
ins.Channels["Channel2"].Filter.Bypass = false;
ins.Channels["Channel1"].Filter.MaxFrequency = 20e6; //20MHz
ins.Channels["Channel2"].Filter.MaxFrequency = 20e6; //20MHz
```

Using the AqMD3 IVI.NET driver:

```
AqMD3_SetAttributeViBoolean(vi, "Channell", AQMD3_ATTR_INPUT_FILTER_BYPASS, VI_FALSE);

AqMD3_SetAttributeViBoolean(vi, "Channel2", AQMD3_ATTR_INPUT_FILTER_BYPASS, VI_FALSE);

AqMD3_SetAttributeViReal64(vi, "Channell", AQMD3_ATTR_INPUT_FILTER_MAX_FREQUENCY, 20e6);

AqMD3_SetAttributeViReal64(vi, "Channel2", AQMD3_ATTR_INPUT_FILTER_MAX_FREQUENCY, 20e6);
```

# 7.7 How to set the external trigger?

To set the trigger source to **External1** and configure the trigger level, the following commands can be used.

#### IVI-C:

```
AqMD3_SetAttributeViString(session, "", AQMD3_ATTR_ACTIVE_TRIGGER_SOURCE, "External1");
AqMD3_SetAttributeViReal64(session, "External1", AQMD3_ATTR_TRIGGER_LEVEL, level);
```

#### IVI.NET:

```
spDriver->Trigger->ActiveSource = "External";
IAqMD3TriggerSourcePtr spTrigSrc = spDriver->Trigger->Sources->Item[L"External1"];
spTrigSrc->Level = level; //in volts
```

The different trigger sources are listed in the section How to access repeated capabilities? (page 78).

# 7.8 How to perform binary decimation? (depending on firmware)

The binary decimation is not supported for all combinations of firmware, channel configuration and sampling rate.

Please refer to section for more information.

- Using the AqMD3 IVI-C driver:

To use the binary decimation and set the sample rate to a lower value use the AQMD3\_ATTR\_ SAMPLE\_RATE attribute.

```
sampleRate = 200e6;
status=AqMD3_SetAttributeViReal64(session,"", AQMD3_ATTR_SAMPLE_RATE, sampleRate);
```

Using the AqMD3 IVI.NET driver:

To use the binary decimation and set the sample rate to a lower value use the SampleRate property.

```
sampleRate = 200e6;
driver.Acquisition.SampleRate = sampleRate;
```

# 7.9 How to load a new firmware?

The on-board FPGAs (field-programmable gate arrays) contain processor logic needed to efficiently execute several crucial functions. They will be automatically programmed at startup before calibration.

# 7.10 How to configure of the baseline stabilization?

## Using the Soft Front Panel

#### **Parameters**

Mode: defines the baseline stabilization mode.

Note

The same baseline stabilization mode should be configured to both channels.

Pulse Polarity: Define the pulse polarity for the baseline stabilization.

**Pulse Threshold:** Define the baseline pulse detection threshold. Signed left-aligned 16-bit ADC code, from -32768 to + 32767 LSB.

**Digital Offset**: Applies a digital offset after the baseline stabilization. Signed left aligned 16-bit ADC code, from -32768 to + 32767 LSB.

#### Step-by-step procedure from an example


In the following example, pulses of 10 mV amplitude are acquired at 100 kHz from a signal generator using the external trigger.

1. Set the range and configure the offset such as the full baseline is visible in the trace.

Note that if the baseline is outside the range, the baseline stabilization may not work correctly.

In the example range = 2.5 V and offsett = -1.24 V.


- 2. Determine the pulse polarity: negative in the example.
- Determine the pulse threshold: select the RawData display mode and do measurements in Normal mode or with 1 average if using the averager mode (-AVG required). The threshold should be placed at the limit of the baseline and the pulses, you will use 32300 LSB in the example below.



4. Determine the digital offset: to keep the baseline at the same voltage level, set **Digital Offset** to - offset in ADC code.


In the example offset = -1.24 V, therefore digital offset should be set to 32506 LSB to keep the baseline closed to 0 V.

For fine-tuning, user can then adjust the digital offset to your application. For instance, in  $2.5 \,\text{V}$  range, moving the digital offset of +/-1 LSB is equivalent to move the trace of +/-38.15 uV and in  $500 \,\text{mV}$  range,  $1 \,\text{LSB} = 7.63 \,\text{uV}$ .



5. Enter the baseline stabilization parameters previously determined and set the Mode to Continuous for channel 1 and channel 2 (even if only one channel is used) and starts the measurements.

The example below uses the averager mode (-AVG option required) with 10000 averages.



# Configuration of the baseline stabilization parameters in a custom application

We recommend adjusting the baseline stabilization parameters (Pulse Polarity, Pulse Threshold and Digital Offset) with the SFP and once the parameters are determined, you can configure the baseline stabilization in your application.

From the previous example, you will find below some C++ (using the IVI-C driver) and C# (using the IVI.NET driver) code snippet to configure the baseline stabilization on Channel 1 in your application.

## Using the AqMD3 IVI-C driver

```
ViInt32 const baselineMode = AQMD3_VAL_BASELINE_CORRECTION_MODE_CONTINUOUS; // use AQMD3_VAL_BASELINE_CORRECTION_MODE_DISABLED to disable the baseline stabilization

ViInt32 const pulsePolarity = AQMD3_VAL_BASELINE_CORRECTION_PULSE_POLARITY_NEGATIVE; // use AQMD3_VAL_BASELINE_CORRECTION_PULSE_POLARITY_POSITIVE for positive pulses

ViInt32 const pulseThreshold = 32320;

ViInt32 const digitalOffset = 32506;
```

Using the ChannelBaselineCorrectionConfigure function

```
checkApiCall(AqMD3_ChannelBaselineCorrectionConfigure(session, "Channel1", baselineMode,
pulseThreshold, pulsePolarity, digitalOffset));

// The same baseline stabilization mode should be applied to both channels
checkApiCall(AqMD3_SetAttributeViInt32(session, "Channel2", AQMD3_ATTR_CHANNEL_BASELINE_
CORRECTION_MODE, baselineMode));
```

#### Alternatively, you can configure the baseline stabilization with the attributes:

```
checkApiCall(AqMD3_SetAttributeViInt32(session, "Channell", AQMD3_ATTR_CHANNEL_BASELINE_
CORRECTION_MODE, baselineMode));
checkApiCall(AqMD3_SetAttributeViInt32(session, "Channell", AQMD3_ATTR_CHANNEL_BASELINE_
CORRECTION_PULSE_THRESHOLD, pulseThreshold));
checkApiCall(AqMD3_SetAttributeViInt32(session, "Channell", AQMD3_ATTR_CHANNEL_BASELINE_
CORRECTION_PULSE_POLARITY, pulsePolarity));
checkApiCall(AqMD3_SetAttributeViInt32(session, "Channell", AQMD3_ATTR_CHANNEL_BASELINE_
CORRECTION_DIGITAL_OFFSET, digitalOffset));
// The same baseline stabilization mode should be applied to both channels
checkApiCall(AqMD3_SetAttributeViInt32(session, "Channel2", AQMD3_ATTR_CHANNEL_BASELINE_
CORRECTION_MODE, baselineMode));
```

### Using the AqMD3 IVI.NET driver

```
BaselineCorrectionMode baselineMode = BaselineCorrectionMode.Continuous; // use
BaselineCorrectionMode.Disabled to disable the baseline stabilization

BaselineCorrectionPulsePolarity pulsePolarity=BaselineCorrectionPulsePolarity.Negative;

// use BaselineCorrectionPulsePolarity.Positive for positive pulses

int pulseThreshold = 32320;

int digitalOffset = 32506;
```

## Chapter 8

# Software utilities

This section describes supplied programs which may be used to configure various aspects of your cards.

# 8.1 ADC card Verification Utility (AqMD3Verify)

The **AqMD3Verify** utility verifies the card status:


- This utility proposes the user to connect a precise simple reference signal, and then, it compares the ADC card acquisition of this reference signal with reference signal expected values.
- This utility checks the version of control FPGA firmware already loaded. If necessary, it proposes to update the firmware using the Firmware Update Utility.

You can launch AqMD3Verify from the start menu.



**AqMD3Verify** requests the user to connect a reference signal and then to press any key to continue (as shown in the window below).

**AqMD3Verify** checks the version of control FPGA firmware already loaded, and if necessary, proposes the user to update the firmware, automatically using the **Firmware Update Utility** (As shown in the window below: Accept the FPGA update answering "y").



When the version of control FPGA firmware is updated and successful, please power off your computer, restart it again for the update to take effect, and process AqMD3Verify tool as described in this section.

### Chapter 9

## FAQ

9.1	Q. What is coherent sampling?	.89
9.2	Q. How to manage the internal temperature?	.89
9.3	Q. What happens if the host processor goes in hibernation mode?	.90

# 9.1 Q. What is coherent sampling?

**A.** Coherent Sampling refers to the relationship between the input frequency  $F_{in}$ , sampling frequency  $F_s$ , number of cycles in the sampled set and the number of samples. With coherent sampling one is assured that the signal power in an FFT is contained within one FFT bin (assuming a single input tone).

The condition for coherent sampling is given by:

 $F_{in}/F_s$ =Ncycles/Nsamples

For example if we have  $N_{samples} = 2^{11}$ , and  $F_s = 100e6$ , and we expect and input frequency close to  $F_s/2$ , let's say  $F_{in} = 44$  MHz, then  $N_{cycles} = 901.12$  which is close to an integer. We could therefore round down to  $N_{cycles} = 901$  and we would get  $F_{in} = 43.994140625$  MHz, which is an input frequency that satisfies coherent sampling.

The integer number should be chosen carefully. We have three possible types of integers, even, odd, and prime. Even is not a good idea since we would hit the same code every  $M_{samples}$ , where M can be much less than N. Odd is a better idea since it takes longer to hit the same code. According to some sources a prime number of cycles is the best (with the exception of the prime 2) because it takes a long time before the same code repeats.

# 9.2 Q. How to manage the internal temperature?

**A.** The operating temperature of the SA220P as specified in the SA220P datasheet, is the workstation internal ambient temperature at intake of the ADC card's fan.

The effective temperature limit is fixed by the maximum internal DPU temperature which should stay below 100°C to guarantee FPGA proper operating.

The ADC card's fan speed is automatically controlled with the internal temperature, it maintains the FPGA core temperature below 100°C.

This DPU FPGA core temperature (or junction temperature Tj) can be monitored from the MD3 SFP from Interfaces > Temperature, or using the function BoardTemperature (IVI.NET) / AqMD3\_QueryBoardTemperature (IVI-C).

Note that the channel temperatures (given by **ChannelTemperature (IVI.NET)** / **AqMD3\_ ChannelTemperature (IVI-C)**) can reach 100°C in standard operating mode, which is within the components operating conditions. This parameter is provided for information only.

# 9.3 Q. What happens if the host processor goes in hibernation mode?

**A.** Hibernation while the ADC card is in operation is not supported. Recommendation is to close the ADC card before the host computer is allowed to go into hibernation.

There are many situations where equipment should go into hibernation mode. If the system allows hibernation for saving power, then the ADC card should also be powered down.

If user system is capable of managing hibernation, then when the application code decides/detects that the system should go into hibernation, it can close the ADC card, and re-initialize it when it wakes up from hibernation.

After being powered off, the ADC card must reload of the FPGA (several seconds) upon power on, and a self-calibration is required.

## Chapter 10

# General information

## 10.1 Safety notes

The following safety precautions should be observed before using this product and any associated instrumentation.

This product is intended for use by qualified personnel who recognize shock hazards and are familiar with the safety precautions required to avoid possible injury. Read and follow all installation, operation, and maintenance information carefully before using the product.

Warning

If this product is not used as specified, the protection provided by the equipment could be impaired. This product must be used in a normal condition (in which all means for protection are intact) only.

The types of product users are:

- Responsible body is the individual or group responsible for the use and maintenance of
  equipment, for ensuring that the equipment is operated within its specifications and operating
  limits, and for ensuring operators are adequately trained.
- Operators use the product for its intended function. They must be trained in electrical safety
  procedures and proper use of the card. They must be protected from electric shock and contact
  with hazardous live circuits.
- Service personnel are trained to work on live circuits, perform safe installations, and repair
  products. Only properly trained service personnel may perform installation and service
  procedures.

Operator is responsible to maintain safe operating conditions. To ensure safe operating conditions, cards should not be operated beyond the full temperature range specified in the datasheet. Exceeding safe operating conditions can result in shorter lifespans, improper card performance and user safety issues. When the cards are in use and operation within the specified full temperature range is not maintained, card surface temperatures may exceed safe handling conditions which can cause discomfort or burns if touched. In the event of a card exceeding the full temperature range, always allow the card to cool before touching or removing cards from host computer or chassis.

Exercise extreme caution when a shock hazard is present. Lethal voltage may be present on cable connector jacks or test fixtures. The American National Standards Institute (ANSI) states that a shock hazard exists when voltage levels greater than 30 V RMS, 42.4 V peak, or 60 V DC are present. A good safety practice is to expect that hazardous voltage is present in any unknown circuit before measuring.

Operators of this product must be protected from electric shock at all times. The responsible body must ensure that operators are prevented access and/or insulated from every connection point. In some cases, connections must be exposed to potential human contact. Product operators in these

circumstances must be trained to protect themselves from the risk of electric shock. If the circuit is capable of operating at or above 1000 V, no conductive part of the circuit may be exposed.

Do not connect cards directly to unlimited power circuits. They are intended to be used with impedance-limited sources. NEVER connect cards directly to AC mains. When connecting sources to cards, install protective devices to limit fault current and voltage to the card.

Before operating a card, ensure that the line cord is connected to a properly-grounded power receptacle. Inspect the connecting cables, test leads, and jumpers for possible wear, cracks, or breaks before each use.

When installing equipment where access to the main power cord is restricted, such as rack mounting, a separate main input power disconnect device must be provided in close proximity to the equipment and within easy reach of the operator.

For maximum safety, do not touch the product, test cables, or any other instruments while power is applied to the circuit under test. ALWAYS remove power from the entire test system and discharge any capacitors before: connecting or disconnecting cables or jumpers, installing or removing ADC cards, or making internal changes, such as installing or removing jumpers.

Do not touch any object that could provide a current path to the common side of the circuit under test or power line (earth) ground. Always make measurements with dry hands while standing on a dry, insulated surface capable of withstanding the voltage being measured.

The card and accessories must be used in accordance with its specifications and operating instructions, or the safety of the equipment may be impaired.

Do not exceed the maximum signal levels of the cards and accessories, as defined in the specifications and operating information, and as shown on the card or test fixture panels, or ADC card.

If you are using a test fixture, keep the lid closed while power is applied to the device under test. Safe operation requires the use of a lid interlock.

Cards and accessories shall not be connected to humans.

Before performing any maintenance, disconnect the line cord and all test cables.

Any part or component replacement must be done by Acgiris.



No operator serviceable parts inside. Refer servicing to qualified personnel. To prevent electrical shock do not remove covers.

## 10.2 Cleaning precautions

#### Warning

To prevent electrical shock, disconnect the card from mains before cleaning. Use a dry cloth or one slightly dampened with water to clean the external case parts. Do not attempt to clean internally. To clean the connectors, use alcohol in a well-ventilated area. Allow all residual alcohol moisture to evaporate, and the fumes to dissipate prior to energizing the card.

## 10.3 Product markings



The CE mark is a registered trademark of the European Community.



Australian Communication and Media Authority mark to indicate regulatory compliance as a registered supplier.

ICES/NMB-001 ISM GRP.1 CLASS A

This symbol indicates product compliance with the Canadian Interference-Causing Equipment Standard (ICES-001). It also identifies the product is an Industrial Scientific and Medical Group 1 Class A product (CISPR 11, Clause 4).



The FCC certification mark certifies that the electromagnetic interference from the device is under limits approved by the Federal Communications Commission.



This symbol on an card means caution, risk of danger. You should refer to the operating instructions located in the user documentation in all cases where the symbol is marked on the card.



This product complies with the WEEE Directive marketing requirement. The affixed product label (above) indicates that you must not discard this electrical/electronic product in domestic household waste. **Product Category**: With reference to the equipment types in the WEEE directive Annex 1, this product is classified as "Monitoring and Control instrumentation" product. To return unwanted products, contact your local Acqiris office.



This symbol indicates the time period during which no hazardous or toxic substance elements are expected to leak or deteriorate during normal use. Forty years is the expected useful life of the product.



This symbol indicates the card is sensitive to electrostatic discharge (ESD). ESD can damage the highly sensitive components in your card. ESD damage is most likely to occur as the module is being installed or when cables are connected or disconnected. Protect the circuits from ESD damage by wearing a grounding strap that provides a low resistance path to ground. Alternatively, ground yourself to discharge any built-up static charge by touching the outer shell of any grounded instrument chassis before touching the port connectors.



This symbol denotes a hot surface. The side cover of the module will be hot after use and should be allowed to cool for several minutes.

# 10.4 Electrical & environmental specifications

For full specifications, please refer to the SA220P datasheet.

## 10.5 Related documentation

All documentation relating to your ADC card may be found from https://extranet.acqiris.com/.

If you have run the Acqiris MD3 software installer on your PC, the related product documentation has been installed to your hard drive.

Document	Description
Startup Guide	Includes procedures to help you to unpack, inspect, install (software and hardware), perform card connections, verify operation, and troubleshoot your product.
User Manual	Provides in-depth information and reference material specific to your ADC card product
Data Sheet	In addition to a detailed product introduction, the data sheet supplies full product specifications.
Soft Front Panel (help system)	Provides information on the use of the Soft Front Panel.
IVI Driver reference (help system)	Provides detailed documentation of the IVI.NET and IVI-C driver API functions, as well as information to help you get started with using the IVI drivers in your application development environment.

# 10.6 Full product family

This help file has been organized to allow easy access by arranging the product lines under their form factors listed below:

## PCI express ADC cards

The products in the industry standard PCI Express format benefit from the very high data transfer rates of the PCIe interface, and occupying a single slot in a host PC. They also feature programmable on-board processing capabilities.

Acqiris Model Number	Model Name
U1084A	8-bit PCIe High-speed PCIe ADC card with on-board signal processing
U5303A	12-bit PCIe High-speed ADC card with on-board signal processing
U5309A	8-bit PCIe High-Speed ADC card with on-board signal processing
U5310A	10-bit PCIe High-Speed ADC card with on-board signal processing

Note: That the U1084A product utilizes PCIe Gen 1.1 and a x4 slot, whereas the U53xx series support PCIe Gen 2.0 and a x8 slot.

## PXI express ADC card

This product line is composed of Acqiris PXI Express high-speed ADC cards.

These are PXI Express compliant, using either a PXIe or PXIe Hybrid slot. Designed to benefit from fast data interfaces, the products can be integrated with other test and automation modules in PXIe and Hybrid chassis slots. The PXI format offers high performance in a small, rugged package. It is an ideal deployment platform for many automated test systems

Acqiris Model Number	Model Name
U5203A	PXI Express 12-bit High-Speed Digitizer

This information is subject to change without notice.
© Acqiris SA 2018 - 2019
Wednesday, July 10, 2019,
Switzerland

www.acqiris.com

