
Target compute-chiplet area allocation
control and DFx
transform and solver
distributed SRAM
8%
12%
35%
15%
network and DMA
30%
matrix and vector lanes