# Computer Organization

Lab10 CPU(2) Minisys, Controller, ALU


2021 Spring term wangw6@sustech.edu.cn

# **Topics**


- CPU(2)
  - Controller
  - ALU
- Minisys
  - A Subset of MIPS32
  - The Assembler of Minisys

#### Controller

Use opcode and funct code as input, generate the control signals which will be used in other modules.




BASIC INSTRUCTION FORMATS



- part 1: get data from the instruction
  - address of registers: rs(Instruction[25:21]), rt(Instruction[20:16]) and rd(Instruction[15:11])
  - immediate(instruction[15:0])
  - shift mount(instruction[10:6])
  - address(instruction[25:0])
- part 2: get and analyze code in the instruction
  - opcode(instruction[31:26]), funct(bit[5:0])
  - generate control signals to control the instruction execution

Why a controller is needed?

	Module	How To Process	Instructions and Comments
	Decoder	Determine whether to write register or not	(Iw), (R type instruction), (jal)
		Get the source of data to be written	<ol> <li>data memory(lw)</li> <li>alu(R)</li> <li>address of instruction -&gt;\$31 (jal)</li> </ol>
/		Get the address of register to be written	1. rt(lw) 2. rd(R) 3. 31 (jal)
	Memory	Determine whether to write memory or not	(sw)
		Get the source of data to be written	register (sw)
/	ALU	Determine how to calculate the datas	add, sub, or, sll, sra, slt, branch
		Get the source of one operand from register or immediate extended	R(register), I(sign extended immediate)
	iFetch	Determine how to update the value of PC register	<ol> <li>(pc+4)+immediate(sign extended) (branch,I type)</li> <li>the value of \$31 register (jr, J type)</li> <li>{(pc+4)[31:28],IableX[25:2],2'b00}</li> </ol>
\	•••		



Q1: How to determine the type of the instruction, R, I or J?

**Q2:** What's the usage of function code in the instruction?

Q3: How to generate these control signals?

**Q4:** What's the type of the circuit about Controller? A combinational logic or a sequencial logic?

# Minisys - A subset of MIPS32

Туре	Name	funC(ins[5:0])
R	sll	00_00 <b>0</b>
	sllv	00_01 <b>00</b>
	srl	00_00 <b>10</b>
	srlv	00_01 <b>10</b>
	sra	00_0011
	srav	00_01 <b>11</b>
	add	10_0 <b>00</b> 0
	addu	10_0 <b>00</b> 1
	sub	10_0 <b>01</b> 0
	subu	10_0 <b>01</b> 1
	and	10_0 <b>100</b>
	or	10_0 <b>101</b>
	xor	10_0 <b>110</b>
	nor	10_0111
	slt	10_1010
	sltu	10_1011

Туре	Name	opC(Ins[31:26])
I	beq	00_010 <b>0</b>
	bne	00_010 <b>1</b>
	lw	10 <b>_0</b> 011
	sw	10 <b>_1</b> 011
	add i	00_1 <b>00</b> 0
	addiu	00_1 <b>00</b> 1
	and i	00_1 <b>100</b>
	or i	00_1 <b>101</b>
	xori	00_1 <b>110</b>
	slti	00_1010
	sItiu	00_1011
	lui	00_1111

Type	Name	opC(Ins[31:26])	funC
J	jr	00_0000	00_1000
	jump	00_0010	
	jal	00_0011	

NOTE:

The opC of R-Type instruction is 6'b00\_0000


Minisys is a subset of MIPS32.



#### **BASIC INSTRUCTION FORMATS**

R	opco	ode	rs	rt	rd	sha	amt	funct
	31	26 25	21 2	20	16 15	11 10	6.5	0
I	opco	de	rs	rt		imn	nediate	
	31	26 25	21 2	20	16 15			0
J	opco	ode			addr	ess		
	31	26 25						0

R	opco	ode	rs	rt	rd	shan	nt	funct
	31	26 25	21	20 16	15	11 10	6.5	(
	opco	ode	rs	rt		imme	diate	
	31	26 25	21	20 16	5 15			(
	opco	ode			address	3		
	31	26 25						(



```
input[5:0] opcode;
                         // instruction[31..26]
input[5:0] Function opcode;
                                     // instructions[5..0]
                             // 1 indicates the instruction is "jr", otherwise it's not "jr"
output
           Jr;
                        // 1 indicate the instruction is "j", otherwise it's not
output
           Jmp;
output
           Jal;
                             // 1 indicate the instruction is "jal", otherwise it's not
                        // 1 indicate the instruction is "beq", otherwise it's not
output
           Branch;
           nBranch;
                        // 1 indicate the instruction is "bne", otherwise it's not
output
           RegDST;
                          // 1 indicate destination register is "rd", otherwise it's "rt"
output
           MemtoReg;
                              // 1 indicate read data from memory and write it into register
output
output
           RegWrite;
                       // 1 indicate write register, otherwise it's not
output
           MemWrite:
                              // 1 indicate write data memory, otherwise it's not
           ALUSrc;
                         // 1 indicate the 2nd data is immidiate (except "beq", "bne")
output
           I format;
                        // 1 indicate the instruction is I-type but isn't "beq","bne","LW" or "SW"
output
           Sftmd:
                        // 1 indicate the instruction is shift instruction
output
// if the instruction is R-type or I format, ALUOp is 2'b10; if the instruction is "beq" or "bne ", ALUOp is 2'b01;
// if the instruction is "lw" or "sw ", ALUOp is 2'b00;
output[1:0] ALUOp;
```

BASIC INSTRUCTION FORMATS

"Jr" is used to identify whether the instruction is jr or not.

Jr =((Function\_opcode==6'b001000)&&(Opcode==6'b000000)) ? 1'b1 : 1'b0;

opCode	001101	001001	100011	101011	000100	000010	000000
Instruction	ori	addiu	lw	SW	beq	j	R-format
RegDST	0	0	0	Х	Х	Х	1

"RegDST" is used to determine the destination in the register file which is determined by rd(1) or rt(0)

opCode	001xxx	000000	100011	101011	000011	000010	000000
Instruction	I-format	jr	lw	SW	jal	j	R-format
RegWrite	1	0	1	Х	1	Х	1

"**RegWrite**" is used to determine whether to write registe(1) or not(0).

RegWrite = (R\_format || Lw || Jal || I\_format) && !(Jr)

Туре	Name	opC(Ins[	31:26])
I	beq	00_0	10 <b>0</b>
	bne	00_0	101
	lw	10_0	011
	SW	10_1	011
		(====	
	add i	00_1	
	addiu	00_1	<b>00</b> 1
	andi	00_1	100
	ori	00_1	101
	xori	00_1	110
	slti	00_1	010
	sltiu	00_1	011
	lui	00_1	111

"I\_format" is used to identify if the instruction is I\_type(except for beq, bne, lw and sw). e.g. addi, subi, ori, andi...

**I\_format** = (Opcode[5:3]==3'b001)?1'b1:1'b0;

Instruction	ALUOp
lw	00
SW	00
beq,bne	01
R-format	10
I-format	10

"ALUOp" is used to code the type of instructions described in the table on the left hand.

**ALUOp** = {(R\_format || I\_format),(Branch || nBranch)};

```
Type Name funC(ins[5:0])

R sll 00_0000
sllv 00_0100
srl 00_0010
srlv 00_0110
sra 00_0011
srav 00_0111
```

"Sftmd" is used to identify whether the instruction is shift cmd or not.

**Sftmd** =  $(((Function\_opcode==6'b000000))|(Function\_opcode==6'b000010))$ 

 $||(Function\_opcode==6'b000011)||(Function\_opcode==6'b000100)||$ 

||(Function\_opcode==6'b000110)||(Function\_opcode==6'b000111)) && R\_format)? 1'b1:1'b0;

#### Practice1

- 1. Complete the Controller
- 2. Verify its function by simulation according to the following table.

TIPS: Minisys 1 Assemblerv 2.2 could help to generate the corresponding instructions

ti	me(ns)	opcode	function_opcode	instruction	
	0	6'h00	6'h20	add rd,rs,rt	//RegDST=1, RegWrite=1, ALUSrc=0, ALUOp=10
	200	6'h00	6'h08	jr rs	//RegDST=1, RegWrite=0, ALUSrc=0, ALUOp=10, jr=1,
	400	6'h08	6'h08	addi rt,rs,imm	//RegDST=0, RegWrite=1, ALUSrc=1, I_format=1
	600	6'h23	6'h08	lw rt,imm(rs)	//RegDST=0, RegWrite=1, ALUSrc=1, ALUOp=00, MemtoReg=1
	800	6'h2b	6'h08	sw rt,imm(rs)	//RegDST=0, RegWrite=0, ALUSrc=1, ALUOp=00, MemtoReg=0, MemWrite=1
	1050	6'h04	6'h08	beq rs,rt,label	//RegDST=0, RegWrite=0, ALUSrc=0, ALUOp=01, Branch=1
	1250	6'h05	6'h08	bne rs,rt,label	//RegDST=0, RegWrite=0, ALUSrc=0, ALUOp=01, Branch=0, nBranch=1
	1500	6'h02	6'h08	j label	//RegDST=0, RegWrite=0, ALUSrc=0, ALUOp=00, Branch=0, nBranch=0, Jmp=1
	1700	6'h03	6'h08	jal label	//RegDST=0, RegWrite=1, ALUSrc=0, ALUOp=00, Branch=0, nBranch=0, Jmp=0, Jal=1
	1950	6'h00	6'h02	srl rd,rt,shamt	//RegDST=1, RegWrite=1, ALUSrc=0, ALUOp=10, sftmd=1

Minisys1Assemblerv2.2(An Asambler on Minisys) could be found at below address: https://sakai.sustech.edu.cn/portal/site/d50211ea-1586-4344-9d92-a6c42eb7f4e0/tool/b47e4c13-4220-4f61-b881-a211abee2a96?panel=Main

endmodule

# Tips: a reference to build a testbench

```
module control32_tb
     //reg type variables are use for binding with input ports
     reg [5:0] Opcode, Function_opcode;
     //wire type variables are use for binding with output ports
     wire [1:0] ALUOp;
     wire Jr, RegDST, ALUSrc, MemtoReg, RegWrite, MemWrite, Branch, nBranch, Jmp, Jal, I_format, Sftmd;
     //instance the module "control32", bind the ports
     control32 c32
     (Opcode, Function_opcode,
     Jr,Branch,nBranch,Jmp,Jal,
     RegDST, MemtoReg, RegWrite, MemWrite,
     ALUSrc, ALUOp, Sftmd, I_format);
                                                                        Tips:
                                                                        The codes on Page 6 is another chooice
     initial begin
           //an example: #0 add $3,$1,$2. get the machine code of 'add $3,$1,$2'
                 // step1: edit the assembly code, add "add $3,$1,$2"
                 // step2: open the assembly code in Minisys1A assembler, do the assembly procession
                 // step3: open the "output/prgmips32.coe" file, find the related machine code of 'add $3,$1,$2'
           //in "0x00221820", 'Opcode' is 6'h00,'Function_opcode' is 6'h20
           Opcode = 6'h00;
           Function_opcode = 6'h20;
           #200 //...
     end
```

# How To Use "Minisys1Assemblerv2.2"

Step1. Open the assembly source file



Step2. "工程"-》 "64KB" (the size of Instruction memory and data memory)-» "A 汇编"




- Step3. The coe files could be found at the sub-directory: "output"
  - The initial data of data memory could be found in file "dmem32.coe"
- dmem32.coe prgmip32.coe
- The machine code of Minisys instruction could be found in the file "prgmip32.coe" Following screenshot is an example, the machine code is recorded in hexadecimal.

```
1  memory_initialization_radix = 16;
2  memory_initialization_vector =
3  34010001,
4  34020002,
5  34030003,
6  34040004,
7  34050005,
8  34060006,
9  34070007,
10  34080008,
11  34090009,
12  340a000a,
```

#### ALU

- Determine the function and the inputs and outputs
- A MUX for operand selection
- Operation
  - ALU\_control
  - Operation
    - Arithmetic and Logic calculation
    - **Shift** calculation
    - Special calculation (slt,lui)
    - Address calculation



# **Inputs Of ALU**


```
module Executs32 ();
// from decoder
  input[31:0] Read_data_1;
                                 //the source of Ainput
  input[31:0] Read_data_2;
                                 //one of the sources of Binput
  input[31:0] Sign_extend;
                                 //one of the sources of Binput
// from ifetch
  input[5:0] Function_opcode;
                                 //instructions[5:0]
                                 //instruction[31:26]
  input[5:0] Opcode;
  input[4:0] Shamt;
                                  // instruction[10:6], the amount of shift bits
  input[31:0] PC_plus_4;
                                  //pc+4
// from controller
  input[1:0] ALUOp; //{ (R_format | | I_format), (Branch | | nBranch) }
  input ALUSrc; // 1 means the 2nd operand is an immedite (except beg, bne)
  input I_format; // 1 means I-Type instruction except beq, bne, LW, SW
          Sftmd; // 1 means this is a shift instruction
  input
  input
          Jr; // 1 means this is a jr instruction
```

### Outputs And Variable of ALU continued

```
output Zero; // 1 means the ALU_reslut is zero, 0 otherwise output[31:0] reg ALU_Result; // the ALU calculation result output[31:0] Addr_Result; // the calculated instruction address
```

# The Selection On Operand2

- Two operands: Ainput and Binput.
- Binput is the output of 2-1 MUX:
  - "Sign\_extend" and "Read\_data\_2" are from decoder.
  - The output of the MUX is determined by "ALUSrc".




# ALU\_ctrl

- Design:
  - lots of operations need to be processed in ALU
  - to reduce the burden of the controller, the controller and ALU produce control signals which affect the alu operation together
- Implements:
  - ALUOp(1st level control signal): generated by Controller (the basic relationship between instruction and operation)
    - bit1 to identify if the instruction is R\_format/ I\_format, otherwise means neither
    - bit0 to identify if the instruction is beq/ bne, otherwise means neither
    - ALUOp = { (R\_format | | I\_format), (Branch | | nBranch) }
  - Exe\_code(2nd level control signal): generated by ALU
    - according to the instruction type (I-format or not)
    - Exe\_code = (I\_format==0) ? Function\_opcode : { 3'b000 , Opcode[2:0] };

tips: Opcode is instruction[31:26], function\_opcode is instruction[5:0]

tips: I\_format is 1 means this is the I-type instruction except beq,bne,lw and sw.


ALU\_ctrl: generated by ALU based on ALUOp and Exe\_code specify most of the operation details in ALU



Exe_code[30]	ALUOp[10]	ALU_ctl[20]	指令助记符
0100	10	000	and,andi
0101	10	001	or,ori
0000	10	010	add,addi
xxxx	00	010	lw, sw
0001	10	011	addu, addiu
0110	10	100	xor,xori
0111	10	101	nor,lui
0010	10	110	sub, slti
XXXX	01	110	beq, bne
0011	10	111	subu, sltiu
1010	10	111	slt
1011	10	111	sltu

```
ALUOp =
{(R_format | | I_format), (Branch | | nBranch)}

Exe_code =
(I_format==0)?
Function_opcode: { 3'b000, Opcode[2:0] };
// Function_opcode equals to Instruction[5:0]
// Opcode equals to Instruction[31:26]
```



```
assign ALU_ctl[0] = (Exe_code[0] | Exe_code[3]) & ALUOp[1];

assign ALU_ctl[1] = ((!Exe_code[2]) | (!ALUOp[1]));

assign ALU_ctl[2] = (Exe_code[1] & ALUOp[1]) | ALUOp[0];
```

#### Type1

#### The same operation in ALU with different operand source

sometimes the instructions share the same calculation operation but with different operand source, such as "and" and "andi", "addu" and "addui".

the same operation but different operand source: **ALU\_ctrl** is same

add vs addi
addu vs addiu
and vs andi
or vs ori
xor vs xori
slt vs sltu vs sltiu

Exe_code[30]	ALUOp[10]	ALU_ctl[20]	指令助记符
0100	10	000	and,andi
0101	10	001	or,ori
0000	10	010	add,addi
XXXX	00	010	lw, sw
0001	10	011	addu, addiu
0110	10	100	xor,xori
0111	10	101	nor,lui
0010	10	110	sub, slti
XXXX	01	110	beq, bne
0011	10	111	subu, sltiu
1010	10	111	slt
1011	10	111	sltu

Type2

The same operation in ALU with different destination

- The ALU\_ctrl code is same for both "lw","sw" and "add":
  - the operation of "lw" and "sw" in ALU is calcuation the address based on the base address and offset which is same as in "add" operation.

Exe_code[30]	ALUOp[10]	ALU_ctl[20]	指令助记符
0100	10	000	and,andi
0101	10	001	or,ori
0000	10	010	add,addi
XXXX	00	010	lw, sw
0001	10	011	addu, addiu
0110	10	100	xor,xori
0111	10	101	nor,lui
0010	10	110	sub, slti
XXXX	01	110	beq, bne
0011	10	111	subu, sltiu
1010	10	111	slt
1011	10	111	sltu

Type2 continued

# The same operation in ALU with different destination

- "beq", "bne" vs "sub":
  - the destionation of "beq" and "bne" is addr\_reslut not the "ALU\_reslut"
- "subu" vs "slt", "sltu"
  - the destination of "slti" and "sltiu" is Zero. I\_format is used here to distinguish these two types
- "sub" vs "slti", "subu" vs "sltiu":
  - same as upper instruction, Function\_opcode(3)=1 of slt and sltu could be used as distinguishment

Exe_code[30]	ALUOp[10]	ALU_ctl[20]	指令助记符
0100	10	000	and,andi
0101	10	001	or,ori
0000	10	010	add,addi
XXXX	00	010	lw, sw
0001	10	011	addu, addiu
0110	10	100	xor,xori
0111	10	101	nor,lui
0010	10	110	sub, slti
xxxx	01	110	beq, bne
0011	10	111	subu, sltiu
1010	10	111	slt
1011	10	111	situ

#### Type3

**Some** instructions' **ALU\_ctrl code** is the same as others, but with **different operation** in ALU. For these instructions, make sure they can be identified to avoid wrong operations:

- **shift** instrucitons: could be identified by the input port "sftmd"
- lui: whose ALU\_ctrl code is the same as "nor", but could be identified by "I\_format"
- **jr**: could be identified by the input port "jr", not excute in ALU
- j : could be identified by the input port "jmp", not excute in ALU
- **jal**: could be identified by the input port "jal", excute in both ifetch and ALU

end

#### Practice 2-1 Arithmatic and Logic calculation

Complete the following code according to the table on the right hand

```
reg[31:0] ALU output mux;
always @ (ALU ctl or Ainput or Binput)
begin
case (ALU ctl)
   3'b000:ALU output mux =? ? ?
    3'b001:ALU output mux =? ? ?
    3'b010:ALU_output_mux =? ? ?
    3'b011:ALU output mux =? ? ?
    3'b100:ALU output mux =? ? ?
    3'b101:ALU output mux =? ? ?
    3'b110:ALU output mux =? ? ?
    3'b111:ALU output mux =? ? ?
    default:ALU output mux = 32'h00000000;
endcase
```

Exe_code[30]	ALUOp[10]	ALU_ctl[20]	指令助记符
0100	10	000	and,andi
0101	10	001	or,ori
0000	10	010	add,addi
xxxx	00	010	lw, sw
0001	10	011	addu, addiu
0110	10	100	xor,xori
0111	10	101	nor,lui
0010	10	110	sub, slti
xxxx	01	110	beq, bne
0011	10	111	subu, sltiu
1010	10	111	slt
1011	10	111	sltu

# **Shift Operation**

- There are 6 shift instructions, listed in the table on the left hand below
- Ainput, Binput/shamt are the operand of shift operation

	sftm[2:0]	process
	3'b000	sll rd, rt, shamt
/	3'b010	srl rd, rt, shamt
	3'b100	sllv rd, rt, rs
	3'b110	srlv rd, rt, rs
	3'b011	sra rd, rt, shamt
	3'b111	srav rd, rt, rs
	other	not shift

```
input[4:0] Shamt; // from ifetch, instruction[10:6], its value is shift amount input Sftmd; // from controller, 1 means this is a shift instruction input[5:0] Function_opcode; //r-type instruction, instruction[5:0] reg[31:0] Shift_Result; //the result of shift operation wire[2:0] Sftm;
```

assign Sftm = Function\_opcode[2:0]; //the code of shift operations

# Practice 2-2 Shift Operation

Complete the following code, taking the table on the left hand as reference

sftm[2:0]	process
3'b000	sll rd, rt, shamt
3'b010	srl rd, rt, shamt
3'b100	sllv rd, rt, rs
3'b110	srlv rd, rt, rs
3'b011	sra rd, rt, shamt
3'b111	srav rd, rt, rs
other	not shift

```
always @* begin // six types of shift instructions
   if(Sftmd)
         case(Sftm[2:0])
           3'b000:Shift_Result = Binput << Shamt;
                                                             //Sll rd,rt,shamt 00000
                                                             //Srl rd,rt,shamt 00010
           3'b010:Shift_Result = ???;
           3'b100:Shift_Result = Binput << Ainput;
                                                             //Sllv rd,rt,rs 000100
           3'b110:Shift_Result = ???;
                                                            //Srlv rd,rt,rs 000110
           3'b011:Shift_Result = ???;
                                                             //Sra rd,rt,shamt 00011
           3'b111:Shift_Result = ???;
                                                             //Srav rd,rt,rs 00111
           default:Shift_Result = Binput;
         endcase
   else
         Shift_Result = Binput;
  end
```

# Get the Output of ALU

The operations of ALU include:

- ▶ 1) do the setting type instruction (slt, sltu, slti and sltiu)
  - get ALU\_output\_mux, and set the value of the output port "Zero"
- 2) do the lui operation
- 3) do the shift operation
  - get shift amount, do the shift operation according to the "Sftm", set the value of the output port "Shift\_Result"
- 4) do the basic arithmetic and logic calculation
  - get ALU\_output\_mux, set its value to the output port "ALU\_result"

**Tips:** Exe\_code[3..0], ALUOp[1..0] and ALU\_ctl[2..0] are used to identify the types of operation

## Get the Output of ALU continued

```
always @* begin
    //set type operation (slt, slti, sltu, sltiu)
    if(((ALU_ctl==3'b111) && (Exe_code[3]==1))||((ALU_ctl[2:1]==2'b11) && (I_format==1)
         ALU_Result = (Ainput-Binput<0)?1:0;
   //lui operation
   else if((ALU_ctl==3'b101) && (I_format==1))
              ALU_Result[31:0]={Binput[15:0],{16{1'b0}}};
   //shift operation
   else if(Sftmd==1)
              ALU_Result = Shift_Result ;
   //other types of operation in ALU (arithmatic or logic calculation)
   else
              ALU_Result = ALU_output_mux[31:0];
 end
```

# Practice 2-3 Complete ALU

- The values of "Addr\_result" and "zero" are still not determined.
  Complete the ALU code.
  - "zero" is a signal used by "ifetch" to determine whether to use the value of "Addr\_reslut" to update PC register or not.

TIPS: Minisys only support "beq" and "bne" in the conditional jump instruction.

"Addr\_result" is calculated by ALU when the instruction is "beq" or "bne".

TIPS: Addr\_reslut should be the sum of pc+4 and the immediate in the instruction.

#### Practice 2-4 Function Verification on ALU

Build a testbench to verify the function of ALU. (TIPS: p11 could be a reference)
Take the testcases described in bellow table as reference
More testcases are suggested for function verification

Time (ns)	Instruction	A input	B input	Results(includes 'Zero')
0	add	0x5	0x6	ALU_Result = 0x0000_000b, Zero=1'b0
200	addi	0xffff_ff40	0x3	ALU_Result = 0xffff_ff43, Zero=1'b0
400	and	0x0000_00ff	0x0000_0ff0	ALU_Result = 0x0000_00f0, Zero=1'b0
600	sll	0x0000_0002	0x3	$ALU_Result = 0x0000_0010$ , $Zero=1'b0$
800	lui	0x0000_0040	0x10 (16)	ALU_Result = 0x0040_0000, Zero=1'b0
1000	beq	The value of Ainput is same with that of Binput. Zero = 1'b1 $Addr_Result$ : the address of current instruction is $0x0000_0006$ , the offset is $0x0000_0004$ , 'Addr_Result' should be $0x0000_0000$		