

Writing an Operating System in Rust (rCore)

From a new rust project



- We need to
 - Create a rust project
 - Remove the dependency on the operating system
 - Use the qemu emulator to run the kernel image

cargo new os

```
os


— Cargo.toml
— src
— main.rs
```

```
//main.rs
fn main() {
   println!("Hello, world!");
}
```

Rust std vs core libraty



- Rust standard library(std)
 - By default, all Rust crates link the standard library
 - The standard library depends on the operating system for features such as threads, files
- Rust core library(core)
 - The Rust Core Library is the dependency-free foundation of The Rust Standard Library.
 - The core library is minimal and platform-agnostic




Handle these errors:

```
rror: cannot find macro `println` in this scope
 --> src/main.rs:3:5
        println!("Hello, world!");
error: language item required, but not found: `eh personality`
error: `#[panic handler]` function required, but not found
```

- Remove the println macro
- When panic happens, abort!
- Define our panic handle function

```
use core::panic::PanicInfo;
#[panic_handler]
fn panic(_info: &PanicInfo) -> ! {
   loop {}
```



- Overwrite the crt0 entry point:
 - Remove the main function
 - #![no_miain] : don't use the normal entry point
 - Add _start() function

```
#![no_main]
#[no_mangle]
pub extern "C" fn _start() -> ! {
    loop {}
}
```

Build for a Bare Metal Target



linker error: error: linking with `cc` failed: exit status: 1



Cause: the default configuration of the linker assumes that our program depends on the C runtime, which it does not.



Solution: building for a bare metal target

Rust uses a string called target triple to describe different environments.

- x86_64-unknown-linux-gnu
- riscv64imac-unknown-none-elf (bare metal)

cargo build --target riscv64imac-unknown-none-elf

Build our kernel



cargo build --target riscv64imac-unknown-none-elf

target/riscv64imac-unknown-none-elf/debug/os

File type: ELF 64-bit LSB executable, UCB RISC-V

Use command objdump to view the imformation of the file

Build our kernel




Use command:

rust-objcopy target/riscv64imac-unknown-none-elf/debug/os --strip-all -O binary target/riscv64imac-unknown-none-elf/debug/kernel.bin

elf executable => binary file (kernel image)

Booting:




If we want to run kernel on qemu, we need to:

- adjust the memory layout
- rewrite the entry point

Run kernel on qemu



Adjust the memory layout: linker.ld



High Address

```
OUTPUT_ARCH(riscv)
ENTRY(_start)
BASE_ADDRESS = 0 \times 80200000;
SECTIONS
    . = BASE_ADDRESS;
    kernel_start = .;
    text_start = .;
    .text : {
        *(.text.entry)
        *(.text .text.*)
```

```
• • •
rodata_start = .;
    .rodata : {
        *(.rodata .rodata.*)
    data_start = .;
    .data : {
        *(.data .data.*)
    .bss : {
        *(.sbss .bss .bss.*)
```

Low Address

Run kernel on qemu



We want to rewrite the entry point to set the operating environment of the kernel

```
.section .text.entry
    .globl _start
_start:
    la sp, boot_stack_top
    call rust_main
    .section .bss.stack
    .globl boot_stack
boot_stack:
    .space 4096 * 16
    .globl boot_stack_top
boot_stack_top:
```

```
//main.rs
#![feature(global_asm)]

global_asm!(include_str!("entry.asm"));


#[no_mangle]
pub extern "C" fn rust_main() -> ! {
    loop {}
}
```

```
$ qemu-system-riscv64 --machine virt \
--nographic --bios default
```

Print something in our screen



Opensbi provides some interfaces in C function format.



```
const SBI_CONSOLE_PUTCHAR: usize = 1;
const SBI_CONSOLE_GETCHAR: usize = 2;
const SBI SHUTDOWN: usize = 8;
pub fn console_putchar(c: usize) {
    sbi call(SBI_CONSOLE_PUTCHAR, c, 0, 0);
pub fn console_getchar() -> usize {
    sbi_call(SBI_CONSOLE_GETCHAR, 0, 0, 0)
pub fn shutdown() -> ! {
    sbi_call(SBI_SHUTDOWN, 0, 0, 0);
    unreachable!()
```

Implemment formatted output



```
#[macro_export]
                                                                     macro_rules! print {
                                                                        ($fmt: literal $(, $($arg: tt)+)?) => {
                                                                            $crate::console::print(format_args!($fmt $(, $($arg)+)?));
use crate::sbi::*;
use core::fmt::{self, Write};
                                                                     #[macro export]
struct Stdout;
                                                                     macro_rules! println {
                                                                        ($fmt: literal $(, $($arg: tt)+)?) => {
impl Write for Stdout {
                                                                            $crate::console::print(format_args!(concat!($fmt, "\n") $(, $($arg)+)?));
    fn write_str(&mut self, s: &str) -> fmt::Result {
        let mut buffer = [0u8; 4];
        for c in s.chars() {
            for code_point in c.encode_utf8(&mut buffer).as_bytes().iter() {
                console putchar(*code point as usize);
 0k(())
                                                                                     println!("hello");
pub fn print(args: fmt::Arguments) {
    Stdout.write_fmt(args).unwrap();
```

```
let a = "world".to_string();
println!("hello {}", a);
```

RISC-V Interrupt



Control and Status Registers(CSR)

- Registers automatically filled by hardware
 - sepc
 - scause
 - stval
- Registers that guide the hardware to handle interrupts
 - stvec {base,mode}
 - sstatus
 - sie
 - sip
 - sscratch

Interrupt instruction

- ecall
- sret
- ebreak
- mret
- csrrw dst, csr, src
- csrr dst, csr
- csrw csr, src
- csrc(i) csr, rs1
- csrs(i) csr, rs1

Context:

```
use riscv::register::{sstatus::Sstatus, scause::Scause};
#[repr(C)]
#[derive(Debug)]
pub struct Context {
    pub x: [usize; 32],
    pub sstatus: Sstatus,
    pub sepc: usize
}
```

Interrupt processing



When an interrupt happens, we need to:

- Save context in the stack(interrupt.asm)
- Jump to the interrupt_handle function(handle.rs)
- Restore the context(interrupt.asm)

Process the break_point interrupt:

```
#[no mangle]
use super::context::Context;
                                                                  pub fn handle_interrupt(context: &mut Context, scause: Scause, stval: usize) {
use riscv::register::stvec;
                                                                      match scause.cause() {
                                                                          Trap::Exception(Exception::Breakpoint) => breakpoint(context),
global_asm!(include_str!("./interrupt.asm"));
                                                                          _ => fault(context, scause, stval),
pub fn init() {
   unsafe
       extern "C" {
           fn __interrupt();
                                                                     fn breakpoint(context: &mut Context) {
       stvec::write(__interrupt as usize, stvec::TrapMode::Direct);
                                                                          println!("Breakpoint at 0x{:x}", context.sepc);
                                                                          context.sepc += 2;
```

interrupt.asm



```
.altmacro
.set
       REG_SIZE, 8
       CONTEXT SIZE, 34
.set
.macro SAVE reg, offset
   sd \reg, \offset*8(sp)
.endm
.macro SAVE N n
   SAVE x n, n
.endm
.macro LOAD reg, offset
   ld \reg, \offset*8(sp)
.endm
.macro LOAD_N n
   LOAD x n, n
.endm
```

```
.section .text
   .globl __interrupt
__interrupt:
   addi sp, sp, -34*8
   SAVE
         x1, 1
         x1, sp, 34*8
   addi
   SAVE
         x1, 2
   .set
   .rept 29
      SAVE_N %n
      .set n, n+1
   csrr s1, sstatus
   csrr s2, sepc
   SAVE
         s1, 32
   SAVE
          s2, 33
          a0, sp
   csrr al, scause
   csrr a2, stval
   jal handle_interrupt
```


```
.globl __restore
__restore:
   LOAD
          s1, 32
   LOAD
          s2, 33
          sstatus, s1
   csrw
          sepc, s2
   csrw
   LOAD
          x1, 1
   .set
          n, 3
          29
   .rept
       LOAD_N %n
       .set n, n+1
   .endr
   LOAD
          x2, 2
   sret
```

interrupt.asm



```
.section .text
   .globl __interrupt
__interrupt:
   addi
           sp, sp, -34*8
   SAVE
           x1, 1
   addi
           x1, sp, 34*8
   SAVE
           x1, 2
   .set
   .rept
           29
       SAVE_N %n
       .set
   .endr
           s1, sstatus
   csrr
           s2, sepc
           s1, 32
   SAVE
   SAVE
           s2, 33
           a0, sp
           a1, scause
           a2, stval
   csrr
   jal handle_interrupt
```

Save context:



Clock interrupt



- Initial
 - sie::set_timer
 - sstatus::set_sie
 - set next timeout

```
static INTERVAL: usize = 1000000;
fn set_next_timeout() {
    set_timer(time::read() + INTERVAL);
}
```

- Handle clock interrupt
 - match cause
 - Trap::Interrupt(Interrupt::SupervisorTimer) => supervisor_timer(context)
 - set next timeout

Dynamic memory allocation



The core library is minimal: it isn't even aware of heap allocation.

In order to implement dynamic memory allocation, we need to implement the Trait GlobalAlloc, and marked by #[global_allocator] lang item

```
unsafe fn alloc(&self, layout: Layout) -> *mut u8;
unsafe fn dealloc(&self, ptr: *mut u8, layout: Layout);
```

Memory allocation algorithm: Buddy system (https://github.com/rcore-os/buddy_system_allocator)

Heap allocation



```
use buddy_system_allocator::LockedHeap;
static mut HEAP SPACE: [u8; KERNEL HEAP SIZE] = [0; KERNEL HEAP SIZE];
#[global_allocator]
static HEAP: LockedHeap = LockedHeap::empty();
pub fn init() {
   unsafe {
       HEAP.lock().init(
           HEAP_SPACE.as_ptr() as usize, KERNEL_HEAP_SIZE
#[alloc_error_handler]
fn alloc_error_handler(_: alloc::alloc::Layout) -> ! {
   panic!("alloc error")
```

Some tests in rust_main:

```
#[no_mangle]
pub extern "C" fn rust_main() -> ! {
    use alloc::boxed::Box;
    use alloc::vec::Vec;
    let v = Box::new(5);
    assert_eq!(*v, 5);
    core::mem::drop(v);
    let mut vec = Vec::new();
    for i in 0..10000 {
       vec.push(i);
    assert_eq!(vec.len(), 10000);
    for (i, value) in vec.into_iter().enumerate() {
        assert_eq!(value, i);
    println!("heap test passed");
```

Physical memory



Physical memory in a RISC-V Virt computer simulated by QEMU:




Physical memory



Encapsulate an usize integer as the physical address:

```
#[repr(C)]
#[derive(Copy, Clone, Debug, Default, Eq, PartialEq, Ord, PartialOrd, Hash)]
pub struct PhysicalAddress(pub usize); //Physical Address
```




Kernel_end is defined in linker.ld

```
lazy_static! {
   pub static ref KERNEL_END_ADDRESS: PhysicalAddress = PhysicalAddress(kernel_end as usize);
}
extern "C" {fn kernel_end();}
```

Physical memory management





Physical memory management



Initialization: we need lazy_static and Mutex crate

Allocation:




Deallocation:



Allocation




Allocation:



Deallocation



Deallocation:



Physical memory and virtual memory

0x00 00000000




page offset

page offset

 $12 \ 11$

Sv39 mode (supported by risc-v hardware)



0x10000000

0x00000000

CLINT...

Page Table




Pointer to next level of page table.

Meaning

0

0

Virtual address → Physical address



Modify kernel



Transfer the running environment of the kernel from the physical address space to the virtual address space 0x80200000 -> 0xfffffff80200000

- Modify the base address and align each with page size
- Modify the KERNEL_END_ADDRESS
- Modify the enrty point of kernel

```
lazy_static! {
    pub static ref KERNEL_END_ADDRESS: VirtualAddress =
VirtualAddress(kernel_end as usize);
}
pub const KERNEL_MAP_OFFSET: usize = 0xffff_ffff_0000_0000;
```

```
BASE_ADDRESS = 0xffffffff80200000;
SECTIONS
    . = BASE_ADDRESS;
    kernel_start = .;
    . = ALIGN(4K);
    text_start = .;
    .text : {
        *(.text.entry)
        *(.text .text.*)
```

Modify kernel



```
_start:
    lui t0, %hi(boot_page_table)
    li t1, 0xffffffff000000000
    sub t0, t0, t1
    srli t0, t0, 12
    li t1, (8 << 60)
    or t0, t0, t1
    csrw satp, t0
    sfence.vma
    lui sp, %hi(boot_stack_top)
    addi sp, sp,
    %lo(boot_stack_top)
    lui t0, %hi(rust main)
    addi t0, t0, %lo(rust_main)
    jr t0
```

```
.section .data
.align 12
boot_page_table:
.quad 0
.quad 0
# 2th items : 0x8000_0000 -> 0x8000_0000, 0xcf: VRWXAD = 1
.quad (0x80000 << 10) | 0xcf
.zero 507 * 8
# 510: 0xffff_ffff_8000_0000 -> 0x8000_0000, 0xcf VRWXAD = 1
.quad (0x80000 << 10) | 0xcf
.quad 0</pre>
```



Figure 4.12: RV64 Supervisor address translation and protection register satp, for MODE values Bare, Sv39, and Sv48.




Figure 4.16: Sv39 virtual address.

Implement the Page Table






Figure 4.12: RV64 Supervisor address translation and protection register satp, for MODE values Bare, Sv39. and Sv48.






Figure 4.17: Sv39 physical address.






Implement the Page Table




The page table will be placed in the physical page we allocated. We use a struct PageTableTracker to record our page table.




Kernel remapping



- Remap these segments separately so
- Set correct access permissions





Kernel segment



We use enum and struct to encapsulate the type of memory segment mapping and the memory segment itself:

enum: MapType

Linear

Framed

Struct: Segment

map_type: MapType

range: Range<VirtualAddress>

flags: Flags

Implement mapping



Mapping

page_tables: Vec<PageTableTracker>

root_ppn: PhysicalPageNumber

mapped_pairs: VecDeque<(VirtualPageNumber, FrameTracker)>

methods

new: create a new root page table and struct Mapping

find_entry: find the three-level page table entry

map_one: establish mapping

map: implement the mapping of a continuous Segment

activate: activate the page table and refresh the TLB

Implement Memoryset



We write each segment of the kernel into the encapsulated Mapping structure according to different attributes, and use it as a new structure MemorySet for threads.

MemorySet

mapping: Mapping

segments: Vec<Segment>

```
impl MemorySet {
    pub fn new_kernel() -> MemoryResult<MemorySet> {
        extern "C" {
            fn text_start();
            fn rodata_start();
        let segments = vec![
            Segment {
                map_type: MapType::Linear,
                range: Range::from((text_start as usize)..(rodata_start as usize)),
                flags: Flags::READABLE | Flags::EXECUTABLE,
            },
        let mut mapping = Mapping::new()?;
        for segment in segments.iter() {
            mapping.map(segment, None)?;
        Ok(MemorySet { mapping, segments })
    pub fn activate(&self) {
        self.mapping.activate()
```

Thread and Process



```
pub struct Thread {
    /// ID
    pub id: ThreadID,
    /// the stack of thread
    pub stack: Range<VirtualAddress>,
    /// belongs to the process
    pub process: Arc<Process>,
    /// Use `Mutex` to wrap some variable variables
    pub inner: Mutex<ThreadInner>,
}
```

```
/// variable part
pub struct ThreadInner {
    /// context
    pub context: Option<Context>,
    /// is sleeping
    pub sleeping: bool,
    /// is dead
    pub dead: bool,
}
```

```
/// Process
pub struct Process {
   pub is_user: bool,
   pub inner: Mutex<ProcessInner>,
pub struct ProcessInner {
    pub memory_set: MemorySet,
```

Thread Processor



An abstract thread processor:


```
/// Thread scheduling and management
pub struct Processor {
    current_thread: Option<Arc<Thread>>,
    scheduler: SchedulerImpl<Arc<Thread>>,
    sleeping_threads: HashSet<Arc<Thread>>,
}
Scheduler(FIFO)
```


```
pub struct FifoScheduler<ThreadType: Clone + Eq>
{    pool: LinkedList<ThreadType>,
}
```

Thread




When we have finished handling the interrupt:





Create a thread





Create a thread



```
fn kernel_thread_exit() {
let mut processor = PROCESSOR.lock();
                                                                        PROCESSOR.lock().current_thread().as_ref().inner().dead = true;
                                                                        unsafe { llvm_asm!("ebreak" :::: "volatile") };
let kernel_process = Process::new_kernel().unwrap();
for i in 1..9usize {
    processor.add_thread(create_kernel_thread(
         kernel_process.clone(),
         sample_process as usize,
         Some(&[i]),
    ));
                                                            /// create a kernelthread
                                                            pub fn create kernel thread(
                                                                process: Arc<Process>,
                                                                entry point: usize,
                                                                arguments: Option<&[usize]>,
                                                                priority: usize,
                                                              -> Arc<Thread> {
                                                                // create thread
                                                                let thread: Arc<Thread> = Thread::new(process, entry point, arguments, priority).unwrap();
                                                                // set the return address: kernel thread exit
                                                                thread: Arc<Thread>
                                                                    .as ref(): &Thread
                                                                    .inner(): MutexGuard<ThreadInner>
                                                                    .context: Option<Context>
                                                                    .as mut(): Option<&mut Context>
                                                                    .unwrap(): &mut Context
                                                                    .set ra(kernel thread exit as usize);
                                                                thread
```

Create a thread



```
extern "C" {
    fn __restore(context: usize);
}
// get the Context of the first thread
let context = PROCESSOR.lock().prepare_next_thread();
// Call the first thread
unsafe { __restore(context as usize) };
unreachable!()
```

```
.globl __restore
__restore:
          sp, a0
         t0, 32
   LOAD
   LOAD
         t1, 33
          sstatus, t0
   csrw
          sepc, t1
   csrw
          to, sp, CONTEXT_SIZE * REG_SIZE
   addi
          sscratch, t0
   csrw
   LOAD x1, 1
   .rept 29
      LOAD_N %n
       .set n, n+1
   .endr
        x2, 2
   LOAD
   sret
```


Thread switching



Add a return value to the interrupt handler to handle process switching

Thread switching







Thanks!