DIGITAL CIRCUITS DESIGN USING VERILOG HDL

Table of Contents:

S.No:	Name of the experiment	Page No:
1	Realization of logic gates	
	Behavioral model	4 to 6
	Dataflow model	
	Structural model	
2	Adder and subtractor	
	❖ Half adder	
	Behavioral model	
	Dataflow model	
	Structural model	
	❖ Half subtractor	7 to 16
	Behavioral model	7 10 10
	Dataflow model	
	Structural model	
	❖ Full adder	
	Behavioral model	
	Dataflow model	
	Structural model	
	 Using half adders 	
	❖ Full subtractor	
	Behavioral model	
	Dataflow model	
	Structural model	
	Using half subtractors	
3	Code converters	
	❖ Binary to Gray converter	
	Behavioral model	
	Dataflow model	17 to 21
	Structural model	17 to 21
	Gray to Binary converter	
	Behavioral model	
	Dataflow model	
	Structural model	
4	Multiplexer and Demultiplexer	
	❖ 2x1 Multiplexer	
	Behavioral model	
	Dataflow model	22 to 38
	Structural model	

Digital circuits design using Verilog HDL

	❖ 4x1 Multiplexer	
	Behavioral model	
	Dataflow model	
	Structural model	
	• 4x1 using 2x1 mux	
	❖ 8x1 Multiplexer	
	Behavioral model	
	Dataflow model	
	• Structural model	
	❖ 1x2 Demultiplexer	
	Behavioral model	
	Dataflow model	
	Structural model	
	❖ 1x4 Demultiplexer	
	Behavioral model	
	Dataflow model	
	Structural model	
	❖ 1x8 Demultiplexer	
	Behavioral model	
	Dataflow model	
	Structural model	
5	Encoder and Decoder	
5	Encoder and Decoder ❖ 2x4 Encoder	
5		
5	❖ 2x4 Encoder	
5	2x4 EncoderBehavioral model	
5	 2x4 Encoder Behavioral model Dataflow model Structural model 	
5	 2x4 Encoder Behavioral model Dataflow model 	
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder 	
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model 3x8 Encoder 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model 3x8 Encoder Behavioral model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model Behavioral model Dataflow model Dataflow model Dataflow model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model 3x8 Encoder Behavioral model Dataflow model Structural model Structural model Dataflow model Structural model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model 3x8 Encoder Behavioral model Dataflow model Structural model Structural model Structural model Ax2 Decoder 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model 3x8 Encoder Behavioral model Dataflow model Structural model Structural model Structural model Structural model Structural model Ax2 Decoder Behavioral model 	39 to 53
5	 ❖ 2x4 Encoder • Behavioral model • Dataflow model • Structural model ❖ 2x4 Priority Encoder • Behavioral model • Dataflow model • Structural model ❖ 3x8 Encoder • Behavioral model • Dataflow model • Structural model • Structural model • Structural model • Ax2 Decoder • Behavioral model • Dataflow model • Dataflow model • Structural model • Structural model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model Behavioral model Dataflow model Structural model Structural model Structural model 4x2 Decoder Behavioral model Dataflow model Structural model Structural model Structural model Structural model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model Behavioral model Dataflow model Structural model Structural model Structural model Structural model Structural model \$4x2 Decoder Behavioral model Structural model Structural model Behavioral model Behavioral model 	39 to 53
5	 2x4 Encoder Behavioral model Dataflow model Structural model 2x4 Priority Encoder Behavioral model Dataflow model Structural model Structural model Behavioral model Dataflow model Structural model Structural model Structural model 4x2 Decoder Behavioral model Dataflow model Structural model Structural model Structural model Structural model 	39 to 53

6	Comparators	
	❖ 1 bit comparators	
	Behavioral model	
	Dataflow model	
	Structural model	
		54 to 60
	❖ 2 bit comparators	
	Behavioral model But Grand Lie But Grand Lie	
	Dataflow model	
	Structural model	
7	Parity Generator and Checker	
	❖ Generator	
	Even parity generator	C1 + C5
	Odd parity generator	61 to 65
	❖ Checker	
	Even parity checker	
	Odd parity checker	
8	Flip Flop	
	SR flip flop	
	❖ D flip flop	
	◆ JK flip flop	66 to 82
	❖ T flip flop	
	Flip flop conversions	
9	I II	
9	Counters	
	❖ Synchronous	
	• Up counter	83 to 86
	Down counter	
	Up/down counter	
10	Counters	
	❖ Asynchronous	
	• Up counter	0700
	Down counter	87 to 90
	Decade counter	
	4	•
11	Shit Registers	
11	Shit Registers • Serial in serial out	
11	Serial in serial out	
11	Serial in serial outSerial in parallel out	91 to 97
11	Serial in serial outSerial in parallel outparallel in serial out	91 to 97
11	 Serial in serial out Serial in parallel out parallel in serial out parallel in parallel out 	91 to 97
	 Serial in serial out Serial in parallel out parallel in serial out parallel in parallel out universal shift register 	91 to 97
11	 Serial in serial out Serial in parallel out parallel in serial out parallel in parallel out universal shift register State machines	91 to 97
	 Serial in serial out Serial in parallel out parallel in serial out parallel in parallel out universal shift register 	91 to 97 98 to 101

EXPERIMENT-1 REALISATION OF LOGIC GATES (AND, OR, NOT, NAND, NOR, XOR, XNOR)

Aim: Design, simulate and implement all logic gates using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**


Simulator Used: iSim Synthesizer Used: XST


Procedure:


- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

Verilog reports:


Behavioral Modelling








Werilog Program: module Dlogicgates(y1,y2,y3,y4,y5,y6,y7,a,b); input a,b; output y1,y2,y3,y4,y5,y6,y7; wire y1,y2,y3,y4,y5,y6,y7; assign y1=a&b; assign y2=a|b; assign y3=~a; assign y4=~(a&b); assign y5=~(a|b); assign y6=a^b; assign y7=~(a^b); endmodule



Diogiogates



Structural Modelling



Result:

Designed and implemented all logic gates using Behavioral, dataflow, structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-2 ADDER AND SUBTRACTOR

Aim: Design, simulate and implement adder and subtractor using Xilinx ISE.

Software Used: Xilinx ISE-14.2

Simulator Used: iSim Synthesizer Used: XST


Procedure:


- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.


Verilog reports:

HALF ADDER

Behavioral Modelling










HALF SUBTRACTOR

Behavioral Modelling








FULL ADDER


Behavioral Modelling


Verilog Program: module B2fulladder(a,b,c,sum,carry); input a,b,c; output sum, carry; reg sum, carry; always@(a,b,c) begin $case({a,b,c})$ 3'b000: begin sum=1'b0; carry=1'b0; end 3'b001: begin sum=1'b1; carry=1'b0;end 3'b010: begin sum=1'b1; carry=1'b0; end 3'b011: begin sum=1'b0; carry=1'b1;end 3'b100: begin sum=1'b1; carry=1'b0; end 3'b101: begin sum=1'b0; carry=1'b1; end 3'b110: begin sum=1'b0; carry=1'b1; end 3'b111: begin sum=1'b1; carry=1'b1; end default: begin sum=1'bx; carry=1'bx; end endcase end endmodule


RTL Schematic:



Simulation:








Full adder using half adder

Verilog Program: module S2fulladder(a,b,c,sum,carry); input a,b,c; output sum,carry; wire sum,s,carry0,carry1,carry; S1halfadder h1(a,b,s,carry0); S1halfadder h2(s,c,sum,carry1); Sor o1(carry0,carry1,carry); endmodule

RTL Schematic:





FULL SUBTRACTOR

Behavioral Modelling

Verilog Program:

module

B4 full subtractor (a, b, c, diff, borrow

);

input a,b,c;

output diff,borrow;

reg diff,borrow;

always@(a,b,c)

begin

 $case({a,b,c})$

3'b000:

begin diff=1'b0; borrow=1'b0; end

3'b001:

begin diff=1'b1; borrow=1'b1; end

3'b010:

begin diff=1'b1; borrow=1'b1; end

3'b011:

begin diff=1'b0; borrow=1'b1; end

3'b100:

begin diff=1'b1; borrow=1'b0; end

3'b101:

begin diff=1'b0; borrow=1'b0; end

3'b110:

begin diff=1'b0; borrow=1'b0; end

3'b111:

begin diff=1'b1; borrow=1'b1; end

default:


begin diff=1'bx; borrow=1'bx; end

endcase


end


endmodule


RTL Schematic:



Simulation:









Full subtractor using Half subtractor

Verilog Program: module S4fullsubtractor(a,b,c,diff,borrow); input a,b,c; output diff,borrow; wire diff,d1,borrow,b1,b2; S3halfsubtractor h1(a,b,d1,b1); S3halfsubtractor h2(d1,c,diff,b2); Sor o1(b1,b2,borrow); endmodule

RTL Schematic:





Result:

Designed and implemented adders and subtractors using Behavioral ,dataflow ,structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-3 CODE CONVERTERS

Aim: Design, simulate and implement code converters using Xilinx ISE.

Software Used: Xilinx ISE-14.2

Simulator Used: iSim Synthesizer Used: XST

Procedure:

- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.


Verilog reports:

BINARY TO GRAY CONVERTER

Behavioral Modelling


Verilog Program: module B1binary_gray(b0,b1,b2,b3,g); input b0,b1,b2,b3; output [0:3]g; reg [0:3]g; always@(b0,b1,b2,b3) begin $case(\{b0,b1,b2,b3\})$ 4'b0000: g=4'b0000; 4'b0001: g=4'b0001; 4'b0010: g=4'b0011; 4'b0011: g=4'b0010; 4'b0100: g=4'b0110; 4'b0101: g=4'b0111; 4'b0110: g=4'b0101; 4'b0111: g=4'b0100; 4'b1000: g=4'b1100; 4'b1001: g=4'b1101; 4'b1010: g=4'b1111; 4'b1011: g=4'b1110; 4'b1100: g=4'b1010; 4'b1101: g=4'b1011; 4'b1110: g=4'b1001;

RTL Schematic:




Koneti Raj kumar

Digital circuits design using Verilog HDL



Dataflow Modelling



input b0,b1,b2,b3; output [0:3]g;

wire [0:3]g;


assign g[0]=b0;

assign g[1]=b0^b1;


assign g[2]=b1^b2;

assign $g[3]=b2^b3$; endmodule

RTL Schematic:



Simulation:



endmodule

Structural Modelling

RTL Schematic:

Verilog Program: module S1binary_gray(b0,b1,b2,b3,g); input b0,b1,b2,b3; output [0:3]g; wire [0:3]g; buf g1(g[0],b0); xor g2(g[1],b0,b1); xor g3(g[2],b1,b2); xor g4(g[3],b2,b3);

S1binary_gray:1 Mx or_g<1>1 Mx or_g<1>1 Mx or_g<2>1 Mx or_g<2>1 Mx or_g<2>1 Mx or_g<3>1 Mx or_g<3>1 Result

Mx or g < 3 > 1

S1binary_gray



Verilog reports:


GRAY TO BINARY CONVERTER

Behavioral Modelling


Verilog Program:	RTL Schematic:
module B2gray_binary(g0,g1,g2,g3,b	
);	
input g0,g1,g2,g3;	
output [0:3]b;	
reg [0:3]b;	
always@(g0,g1,g2,g3)	
begin	
$case(\{g0,g1,g2,g3\})$	
4'b0000: b=4'b0000;	
4'b0001: b=4'b0001;	

Koneti Raj kumar


Digital circuits design using Verilog HDL




Dataflow Modelling




RTL Schematic:





Structural Modelling



Result:

Designed and implemented code converters using Behavioral,dataflow,structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-4 MULTIPLEXERS AND DEMULTIPLEXERS

Aim: Design, simulate and implement multiplexers and demultiplexers using Xilinx ISE.

Software Used: Xilinx ISE-14.2

Simulator Used: iSim Synthesizer Used: XST


Procedure:


- Check the syntax of the program for any errors if any correct and verify
 again.
- In the process window, put the simulation mode in Behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.


Verilog reports:

2X1 MULTIPLEXER

Behavioral Modelling








Koneti Raj kumar


Verilog reports:


4X1 MULTIPLEXER

Behavioral Modelling




Dataflow Modelling






Koneti Raj kumar


Digital circuits design using Verilog HDL




Structural Modelling

Verilog Program: module S4x1mux(o,a,b,c,d,s1,s2); input a,b,c,d,s1,s2; output o; wire o,x1,x2,x3,x4; and a1(x1,a,~s1,~s2); and a2(x2,b,~s1,s2); and a3(x3,c,s1,~s2); and a4(x4,d,s1,s2); or o1(o,x1,x2,x3,x4); endmodule






4X1 USING 2X1 MULTIPLEXER




8X1 MULTIPLEXER


Behavioral Modelling



RTL Schematic:





Simulation:



Verilog Program: module D8x1mux(o,a,b,c,d,e,f,g,h,s1,s2,s3); input a,b,c,d,e,f,g,h,s1,s2,s3; output o; wire o; assign o=(a&~s1&~s2&~s3)|(b&~s1&~s2&s3)|(c&~s1&s2&~s3)|(d&~s1&s2&s3)|(e&s1&~s2&~s3)|(f&s1&~s2&s3)|(g&s1&s2&~s3)|(h&s1&s2&s3); endmodule

RTL Schematic:






Structural Modelling

Verilog Program:


```
module S8x1mux(o,a,b,c,d,e,f,g,h,s1,s2,s3);
input a,b,c,d,e,f,g,h,s1,s2,s3;
output o;
wire o,x1,x2,x3,x4,x5,x6,x7,x8;
and a1(x1,a,~s1,~s2,~s3);
and a2(x2,b,~s1,~s2,s3);
and a3(x3,c,~s1,s2,~s3);
and a4(x4,d,~s1,s2,s3);
and a5(x5,e,s1,~s2,~s3);
and a6(x6,f,s1,~s2,s3);
and a7(x7,g,s1,s2,~s3);
and a8(x8,h,s1,s2,s3);
or o1(o,x1,x2,x3,x4,x5,x6,x7,x8);
```

RTL Schematic:



Simulation:

endmodule




1X2 DEMULTIPLEXER


Behavioral Modelling


```
Verilog Program:


odule B1x2demux(o1,o2,a,s
);
input a,s;
output o1,o2;
reg o1,o2;
always@(s)
begin
case(s)
1'b1:begin o1=a;o2=1'b0; end
1'b0:begin o1=1'b0;o2=a; end
endcase
end
endmodule
```

RTL Schematic:









Koneti Raj kumar


Verilog reports:

1X4 DEMULTIPLEXER


Behavioral Modelling

Verilog Program: module B1x4demux(01,02,03,04,a,s1,s2); input a,s1,s2; output o1,o2,o3,o4; reg o1,o2,o3,o4; always@(s1,s2) begin $case({s1,s2})$ 2'b00:begin o1=a;o2=1'b0;o3=1'b0;o4=1'b0; end 2'b01:begin o1=1'b0;o2=a;o3=1'b0;o4=1'b0; end 2'b10:begin o1=1'b0;o2=1'b0;o3=a;o4=1'b0; end 2'b11:begin o1=1'b0;o2=1'b0;o3=1'b0;o4=a; end default:begin o1=1'bx;o2=1'bx;o3=1'bx;o4=1'bx;end endcase end endmodule

RTL Schematic:




Simulation:



Dataflow Modelling

Verilog Program: module D1x4demux(o1,o2,o3,o4,a,s1,s2); input a,s1,s2; output o1,o2,o3,o4; wire o1,o2,o3,o4; assign o1=~s1&~s2&a; assign o2=~s1&s2&a; assign o3=s1&~s2&a; assign o4=s1&s2&a; endmodule






Structural Modelling


```
Verilog Program:

module S1x4demux(o1,o2,o3,o4,a,s1,s2
);
input a,s1,s2;
output o1,o2,o3,o4;
wire o1,o2,o3,o4;
and a1(o1,a,~s1,~s2);
and a2(o2,a,~s1,s2);
and a3(o3,a,s1,~s2);
and a4(o4,a,s1,s2);
endmodule
```

RTL Schematic:







1X8 DEMULTIPLEXER

Behavioral Modelling


Verilog Program: **RTL Schematic:** module B1x0demux1 B1x8demux(01,02,03,04,05,06,07,08,a,s1,s2,s3); input a,s1,s2,s3; output o1,o2,o3,o4,o5,o6,o7,o8; reg o1,o2,o3,o4,o5,o6,o7,o8; always@(a,s1,s2,s3) begin $case({s1,s2,s3})$ 3'b000: begin o1=a;o2=1'b0; o3=1'b0;o4=1'b0; o5=1'b0;o6=1'b0; o7=1'b0;o8=1'b0; end 3'b001: begin o1=1'b0;o2=a; o3=1'b0;o4=1'b0; o5=1'b0;o6=1'b0; o7=1'b0;o8=1'b0; end 3'b010: begin o1=1'b0;o2=1'b0; o3=a;o4=1'b0;o5=1'b0;o6=1'b0; o7=1'b0;o8=1'b0; end 3'b011: begin o1=1'b0;o2=1'b0; o3=1'b0;o4=a; o5=1'b0;o6=1'b0; o7=1'b0;o8=1'b0; end 3'b100: begin o1=1'b0;o2=1'b0; o3=1'b0;o4=1'b0; o5=a;o6=1'b0; o7=1'b0;o8=1'b0; end

Koneti Raj kumar

Digital circuits design using Verilog HDL

```
3'b101:
begin
o1=1'b0;o2=1'b0;
o3=1'b0;o4=1'b0;
o5=1'b0;o6=a;
o7=1'b0;o8=1'b0;
end
3'b110:
begin
o1=1'b0;o2=1'b0;
o3=1'b0;o4=1'b0;
o5=1'b0;o6=1'b0;
o7=a;o8=1'b0;
end
3'b111:
begin
o1=1'b0;o2=1'b0;
o3=1'b0;o4=1'b0;
o5=1'b0;o6=1'b0;
o7=1'b0;o8=a;
end
default:
begin
o1=1'bx;o2=1'bx;
o3=1'bx;o4=1'bx;
o5=1'bx;o6=1'bx;
o7=1'bx;o8=1'bx;
end
endcase
end
endmodule
```

Simulation:



Dataflow Modelling

Verilog Program:

module

D1x8demux(01,02,03,04,05,06,07,08,a,s1,s2 ,s3

);

input a,s1,s2,s3;

output o1,o2,o3,o4,o5,o6,o7,o8;

wire o1,o2,o3,o4,o5,o6,o7,o8;

assign o1=~s1&~s2&~s3&a;

assign o2=~s1&~s2&s3&a;

assign o3=~s1&s2&~s3&a;

assign o4=~s1&s2&s3&a;

assign o5=s1&~s2&~s3&a;


assign o6=s1&~s2&s3&a;

assign o7=s1&s2&~s3&a;


assign o8=s1&s2&s3&a;

endmodule

RTL Schematic:



Simulation:



Structural Modelling

module S1x8demux(01,02,03,04,05,06,07,08,a,s1,s2,s3); input a,s1,s2,s3; output o1,02,03,04,05,06,07,08; wire o1,02,03,04,05,06,07,08; and a1(01,a,~s1,~s2,~s3); and a2(02,a,~s1,~s2,~s3); and a3(03,a,~s1,s2,~s3); and a4(04,a,~s1,s2,s3); and a5(05,a,s1,~s2,~s3); and a6(06,a,s1,~s2,s3); and a7(07,a,s1,s2,~s3); and a8(08,a,s1,s2,s3); endmodule

RTL Schematic: S1x8temac1 aps463 out8 aps462 out11 aps462

Name | Value | 0 us | 2 us | 4 us | 6 us | 8 us | 1 us | 5 us | 1 us | 1

Result:

Designed and implemented multiplexers and demultiplexers using Behavioral, dataflow, structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-5 ENCODERS AND DECODERS

Aim: Design, simulate and implement encoders and decoders using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**

Simulator Used: iSim Synthesizer Used: XST

Procedure:


- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.


Koneti Raj kumar

Verilog reports:

4x2 ENCODER Behavioral Modelling


```
Verilog Program:
 module B4x2encoder(o0,o1,i3,i2,i1,i0
input i3,i2,i1,i0;
output o0,o1;
 reg o0,o1;
 always@(i3,i2,i1,i0)
 begin
case({i3,i2,i1,i0})
4'b0001: {o0,o1}=2'b00;
4'b0010: {o0,o1}=2'b10;
4'b0100: {o0,o1}=2'b01;
4'b1000: {o0,o1}=2'b11;
default: \{00,01\}=2'bxx;
endcase
end
endmodule
```






Data flow Modelling

Verilog Program: module D4x2encoder(o0,o1,i0,i1,i2,i3); input i0,i1,i2,i3; output o0,o1; wire o0,o1; assign o0=i1|i3; assign o1=i2|i3; endmodule






Structural Modelling


```
Verilog Program:

module S4x2encoder(o0,o1,i0,i1,i2,i3
);
input i0,i1,i2,i3;
output o0,o1;
wire o0,o1;
or (o0,i1,i3);
or (o1,i2,i3);
endmodule
```






4X2 PRIORITY ENCODER Behavioral Modelling




4X2 PRIORITY ENCODER

Data flow Modelling




4X2 PRIORITY ENCODER Structural Modelling



8x3 ENCODER Behavioral Modelling


Verilog Program: module B8x3encoder(o0,o1,o2,i7,i6,i5,i4,i3,i2,i1,i0 input i7,i6,i5,i4,i3,i2,i1,i0; output o0,o1,o2; reg o0,o1,o2; always@(i7,i6,i5,i4,i3,i2,i1,i0) begin case({i7,i6,i5,i4,i3,i2,i1,i0}) 8'b00000001: {o0,o1,o2}=3'b000; 8'b00000010: {o0,o1,o2}=3'b001; 8'b00000100: {o0,o1,o2}=3'b010; 8'b00001000: {o0,o1,o2}=3'b011; 8'b00010000: {o0,o1,o2}=3'b100; $8'b00100000: \{00,01,02\}=3'b101;$ 8'b01000000: {o0,o1,o2}=3'b110; 8'b10000000: {o0,o1,o2}=3'b111; default: $\{00,01,02\}=3$ 'bxxx; endcase end endmodule




Data flow Modelling

```
Verilog Program:

module D8x3encoder(o0,o1,o2,i0,i1,i2,i3,i4,i5,i6,i7
);
input i0,i1,i2,i3,i4,i5,i6,i7;
output o0,o1,o2;
wire o0,o1,o2;
assign o0=i1|i3|i5|i7;
assign o1=i2|i3|i6|i7;
assign o2=i4|i5|i6|i7;
endmodule
```







Structural Modelling

```
Verilog Program:

module S8x3encoder(o0,o1,o2,i0,i1,i2,i3,i4,i5,i6,i7
);
input i0,i1,i2,i3,i4,i5,i6,i7;
output o0,o1,o2;
wire o0,o1,o2;
or (o0,i1,i3,i5,i7);
or (o1,i2,i3,i6,i7);
or (o2,i4,i5,i6,i7);
endmodule
```





Koneti Raj kumar

Verilog reports:


2x4 DECODER Behavioral Modelling


```
Verilog Program:
 module B2x4decoder(o3,o2,o1,o0,i1,i0
input i1,i0;
output o3,o2,o1,o0;
 reg o3,o2,o1,o0;
 always@(i1,i0)
 begin
case({i1,i0})
 2'b00: {o3,o2,o1,o0}=4'b0001;
 2'b01: {o3,o2,o1,o0}=4'b0010;
2'b10: {o3,o2,o1,o0}=4'b0100;
2'b11: {o3,o2,o1,o0}=4'b1000;
default:{03,02,01,00}=4'bxxxx;
endcase
end
endmodule
RTL Schematic:
                              B2x4decoder:1
                                      Mram n00081
                     gnd
                 XST_GND
                                      Mram n00081
                                                                      о1
                               B2x4decoder
Simulation:
```

Data flow Modelling

```
Verilog Program:

module D2x4decoder(o0,o1,o2,o3,i0,i1
);
input i0,i1;
output o0,o1,o2,o3;
wire o0,o1,o2,o3;
assign o0=(~i1)&(~i0);
assign o1=(~i1)&i0;
assign o2=i1&(~i0);
assign o3=i1&i0;
endmodule
```








Structural Modelling

```
Verilog Program:


module S2x4decoder(o0,o1,o2,o3,i0,i1
);
input i0,i1;
output o0,o1,o2,o3;
wire o0,o1,o2,o3;
and (o0,~i1,~i0);
and (o1,~i1,i0);
and (o2,i1,~i0);
and (o3,i1,i0);
endmodule
```






3x8 DECODER Behavioral Modelling

```
Verilog Program:
module B3x8decoder(o7,o6,o5,o4,o3,o2,o1,o0,i2,i1,i0);
input i2,i1,i0;
output o7,06,05,04,03,02,01,00;
reg o7,06,05,04,03,02,01,00;
always@(i2,i1,i0)
begin
case(\{i2,i1,i0\})
3'b000: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b00000001;
3'b001: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b00000010;
3'b010: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b00000100;
3'b011: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b00001000;
3'b100: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b00010000;
3'b101: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b00100000;
3'b110: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b01000000;
3'b111: {o7,o6,o5,o4,o3,o2,o1,o0}=8'b10000000;
default: {07,06,05,04,03,02,01,00}=8'bxxxxxxxx;
endcase
end
endmodule
```





Data flow Modelling

Verilog Program:

module
D3x8decoder(o0,o1,o2,o3,o4,o5,
o6,o7,i0,i1,i2);
input i0,i1,i2;
output o0,o1,o2,o3,o4,o5,o6,o7;
wire o0,o1,o2,o3,o4,o5,o6,o7;

assign o1=(~i2)&(~i1)&(i0); assign o2=(~i2)&(i1)&(~i0);

assign $o0=(\sim i2)&(\sim i1)&(\sim i0);$

assign $o2 = (\sim i2) & (i1) & (\sim i0)$; assign $o3 = (\sim i2) & (i1) & (i0)$;


assign o4=(i2)&(~i1)&(~i0);

assign o5=(i2)&(~i1)&(i0); assign o6=(i2)&(i1)&(~i0);


assign o7=(i2)&(i1)&(i0);

endmodule

RTL Schematic:



Simulation:



Structural Modelling

RTL Schematic: Verilog Program: module S3x8decoder(o0,o1,o2,o3,o4,o5,o6, S3x8decoder:1 o7,i0,i1,i2); andBb2 input i0,i1,i2; output o0,o1,o2,o3,o4,o5,o6,o7; wire o0,o1,o2,o3,o4,o5,o6,o7; and (o0,~i2,~i1,~i0); and $(o1, \sim i2, \sim i1, i0)$; and (o2,~i2,i1,~i0); and (o3,~i2,i1,i0); and (o4,i2,~i1,~i0); and $(05,i2,\sim i1,i0)$; and (o6,i2,i1,~i0); and (o7,i2,i1,i0); endmodule S3x8decode **Simulation:**

Result:

Designed and implemented encoders and decoders using Behavioral, dataflow, structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-6 COMPARATORS

Aim: Design, simulate and implement comparators using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**

Simulator Used: iSim Synthesizer Used: XST


Procedure:


- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

1 BIT COMPARATOR

Behavioral Modelling

```
Verilog Program:
 module B1bitcompartor(g,e,l,a,b);
 input a,b;
 output g,e,l;
reg g,e,l;
 always@(a,b)
 begin
 if(a==b)
 {g,e,l}=3b010;
else if(a>b)
 {g,e,1}=3'b100;
else if(a<b)
 {g,e,l}=3'b001;
else
 {g,e,l}=3bxxx;
end
 endmodule
```





Data flow Modelling

```
Verilog Program:
module D1bitcomparator(g,e,l,a,b
  );
input a,b;
output g,e,l;
wire g,e,l;
assign g=a>b?1:0;
assign e=a==b?1:0;
assign l=a<b?1:0;
endmodule
RTL Schematic:
                    D1bitcomparator:1
             Mcompar_a_b_equal_3_o1
             Mcompar_a_b_equal_3_o1
             Mcompar_a_b_LessThan_5_o1
             Mcompar_a_b_LessThan_5_o1
             Mcompar_b_a_LessThan_1_o1
             Mcompar b a LessThan 1 o1
                     D1bitcomparator
Simulation:
```

Structural Modelling


```
Verilog Program:
module S1bitcomparator(g,e,l,a,b
   );
input a,b;
output g,e,l;
 wire g,e,l;
and a1(g,a,\sim b);
nor a3(e,g,l);
 and a2(1,~a,b);
endmodule
RTL Schematic:
                          S1bitcomparator:1
                        or2
                                                inv
                                                е1
                     n00021
                                              and2b1
                                                 g1
                                              and2b1
                                                 11
                            S1bitcomparator
Simulation:
```

2 BIT COMPARATOR

Behavioral Modelling

Verilog Program: module B2bitcomparator(g,e,l,a1,a0,b1,); input a1,a0,b1,b0; output g,e,l; reg g,e,l; always@(a1,a0,b1,b0) begin $case({a1,a0,b1,b0})$ 4'b0000: $\{g,e,l\}=3'b010;$ $4'b0001: \{g,e,l\}=3'b001;$ 4'b0010: $\{g,e,l\}=3'b001$; $4'b0011: \{g,e,l\}=3'b001;$ 4'b0100: {g,e,l}=3'b100; 4'b0101: {g,e,1}=3'b010; $4'b0110: \{g,e,l\}=3'b001;$ $4'b0111: \{g,e,l\}=3'b001;$ 4'b1000: $\{g,e,l\}=3$ 'b100; 4'b1001: {g,e,l}=3'b100; $4'b1010: \{g,e,l\}=3'b010;$ 4'b1011: $\{g,e,l\}=3$ 'b001; $4'b1100: {g,e,l}=3'b100;$ 4'b1101: {g,e,l}=3'b100; 4'b1110: {g,e,l}=3'b100; 4'b1111: {g,e,l}=3'b010; default: $\{g,e,l\}=3$ 'bxxx;


RTL Schematic:



Simulation:

endmodule

endcase end



Data flow Modelling

```
Verilog Program:

module D2bitcomparator(g,e,l,a,b
);
input [1:0]a,b;
output g,e,l;
wire g,e,l;
assign g=a[1:0]>b[1:0]?1:0;
assign e=a[1:0]==b[1:0]?1:0;
assign l=a[1:0]<b[1:0]?1:0;
endmodule

RTL Schematic:

D2bitcomparator:1

Mcompar_a[1]_b[1]_equal_3_o1

Mcompar_a[1]_b[1]_equal_3_o1
```



Mcompar_b[1]_a[1]_LessThan_1_o1

Mcompar_a[1]_b[1]_LessThan_5_o1

Mcompar_b[1]_a[1]_LessThan_1_o1

D2bitcomparator

Structural Modelling

```
Verilog Program:
 module S2bitcomparator(g,e,l,a1,a0,b1,b0
 input a1,a0,b1,b0;
 output g,e,l;
 wire g,g0,g1,g2,e,e0,e1,l,l0,l1,l2;
 and (g0,a1,\sim b1);
 and (g1,e1,a0,~b0);
 or (g,g0,g1);
 xnor(e1,a1,b1);
 xnor(e0,a0,b0);
 and (e,e1,e0);
 and (10,~a1,b1);
 and (11,e1,~a0,b0);
 or (l,l0,l1);
 endmodule
RTL Schematic:
                         S2bitcomparator:1
             Mxor n00051
                             Mxor n00071
                                              and2b2
             Mxor_n00051
                             Mxor_n00071
                          S2bitcomparator
Simulation:
```

Result:

Designed and implemented comparators using Behavioral, dataflow, structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-7 PARITY GENERATOR AND CHECKER

Aim: Design, simulate and implement parity generator and checker using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**

Simulator Used: iSim Synthesizer Used: XST


Procedure:


- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

4 BIT EVEN PARITY GENERATOR

Data flow Modelling

Verilog Program: module D4bit_even_pg(o,p,i); input [3:0]i; output p; output [4:0]o; assign p=i[0]^i[1]^i[2]^i[3]; assign o={i,p}; endmodule RTL Schematic:





4 BIT ODD PARITY GENERATOR

Data flow Modelling

```
Verilog Program:
module D4b_odd_pg(o,p,i);
input [3:0]i;
output p;
output [4:0]o;
assign p=\sim(i[0]^i[1]^i[2]^i[3]);
 assign o=\{i,p\};
endmodule
RTL Schematic:
                                D4b_odd_pg:1
                                   Mxor_i[0]_i[3]_XOR_3_o1
                      inv
                                                         Result
                      p1
                                  Mxor_i[0]_i[3]_XOR_3_o1
   i(3:0)
                                                                            o(4:0)
                                 D4b_odd_pg
Simulation:
```


4 BIT EVEN PARITY CHECKER

Data flow Modelling

Verilog Program: module D4b_even_pc(e,o); input [3:0]o; output wire e; assign $e=o[0]^o[1]^o[2]^o[3]$; endmodule **RTL Schematic:** D4b_even_pc:1 Mxor_e1 o(3:0) Data(3:0) Result Mxor_e1 D4b_even_pc **Simulation:**

4 BIT ODD PARITY CHECKER

Data flow Modelling



Result:

Designed and implemented odd and even parity generator and checker using Behavioral,dataflow,structural modelling using **Xilinx ISE 14.2**

EXPERIMENT-8 FLIP FLOPS

Aim: Design, simulate and implement flipflops using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**

Simulator Used: iSim Synthesizer Used: XST

Procedure:

- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

Koneti Raj kumar

Verilog reports:

SR FLIP FLOP


Behavioral Modelling


```
Verilog Program:
  module SRff(q,qb,s,r,c,rs
    );
  input s,r,c,rs;
  output qb,q;
  reg q;
  assign qb = \sim q;
  always@(posedge c)
  begin
  if(rs)
  q=0;
  else
  casex({s,r})
  2'b00:q=q;
  2'b01:q=0;
  2'b10:q=1;
  2'b11:q=1'bx;
  endcase
  end
  endmodule
RTL Schematic:
                                     SRff:1
                  and2b2
                                  inv
                                                       fdre
                               _n0008_inv1
                 _n00081
                                                        q
                                                    inv
                                                    qb1
                                      SRff
Simulation:
```

D FLIP FLOP

Behavioral Modelling

```
Verilog Program:
module Dff(q,qb,d,c,rs
input d,c,rs;
output qb,q;
 reg q;
 assign qb=~q;
 always@(posedge c)
 begin
if(rs)
q=0;
 else
casex(d)
 1'b0:q=1'b0;
 1'b1:q=1'b1;
endcase
end
 endmodule
```






JK FLIP FLOP

Behavioral Modelling

```
Verilog Program:
module JKff(q,qb,j,k,c,rs
   );
input j,k,c,rs;
 output qb,q;
 reg q;
 assign qb=~q;
 always@(posedge c)
 begin
if(rs)
q=0;
 else
 casex({j,k})
 2'b00:q=q;
 2'b01:q=0;
 2'b10:q=1;
 2'b11:q=~q;
 endcase
 end
 endmodule
```







T FLIP FLOP

Behavioral Modelling

```
Verilog Program:
module Tff(q,qb,t,c,rs
input t,c,rs;
output qb,q;
 reg q;
 assign qb=~q;
 always@(posedge c)
 begin
if(rs)
q=0;
 else
casex(t)
 1'b0:q=q;
 1'b1:q=\sim q;
 endcase
end
 endmodule
```





D to SR FLIP FLOP

Structural Modelling

Verilog Program:

module Dff_to_SRff(q,qb,s,r,clk,rst);


input s,r;

input clk,rst;


output wire q,qb;

Dff $a1(q,qb,(s|(\sim r\&q)),clk,rst);$

Endmodule







JK to SR FLIP FLOP

Structural Modelling

Verilog Program:

module JKff_to_SRff(q,qb,s,r,clk,rst);


input s,r;


input clk,rst;

output wire q,qb;

JKff a1(q,qb,s,r,clk,rst);

Endmodule





T to SR FLIP FLOP

Structural Modelling

Verilog Program:

module Tff_to_SRff(q,qb,s,r,clk,rst);

input s,r;


input clk,rst;


output wire q,qb;

Tff a1(q,qb,((s&qb)|(r&q)),clk,rst);

Endmodule

RTL Schematic:





SR to D FLIP FLOP

Structural Modelling

Verilog Program:

module SRff_to_Dff(q,qb,d,clk,rst);

input d;


input clk,rst;


output wire q,qb;

SRff f1(q,qb,d,~d,clk,rst);

Endmodule

RTL Schematic:





JK to D FLIP FLOP

Structural Modelling

Verilog Program:

module JKff_to_Dff(q,qb,d,clk,rst);

input d;


input clk,rst;


output wire q,qb;

JKff a1(q,qb,d,~d,clk,rst);

Endmodule

RTL Schematic:





T to D FLIP FLOP

Structural Modelling

Verilog Program:

module Tff_to_Dff(q,qb,d,clk,rst);


input d;

input clk,rst;


output q,qb;

Tff a1(q,qb,d^q,clk,rst);

Endmodule







SR to JK FLIP FLOP

Structural Modelling

Verilog Program:

module SRff_to_JKff(q,qb,clk,j,k,clk,rst);


input j,k;

input clk,rst;

output wire q,qb;

SRff a1(q,qb,j&qb,k&q,clk,rst);

Endmodule







D to JK FLIP FLOP

Structural Modelling

Verilog Program:

module Dff_to_JKff(q,qb,j,k,clk,rst);


input j,k;

input clk,rst;


output wire q,qb;

Dff $a1(q,qb,((j&qb)|(\sim k&q)),clk,rst);$

Endmodule







T to JK FLIP FLOP

Structural Modelling

Verilog Program:

module Tff_to_JKff(q,qb,j,k,clk,rst);

input j,k;


input clk,rst;


output wire q,qb;

Tff a1(q,qb,((j&qb)|(k&q)),clk,rst);

Endmodule

RTL Schematic:





SR to T FLIP FLOP

Structural Modelling

Verilog Program:

module SRff_to_Tff(q,qb,t,clk,rst);

input t;


input clk,rst;


output wire q,qb;

SRff a1(q,qb,t&qb,t&q,clk,rst);

Endmodule

RTL Schematic:





D to T FLIP FLOP

Structural Modelling

Verilog Program:

module Dff_to_Tff(q,qb,t,clk,rst);

input t;


input clk,rst;

output wire q,qb;

Dff a1(q,qb,t^q,clk,rst);

Endmodule

RTL Schematic:





JK to T FLIP FLOP

Structural Modelling

Verilog Program:

module JKff_to_Tff(q,qb,t,clk,rst);

input t;


input clk,rst;

output wire q,qb;

JKff a1(q,qb,t,t,clk,rst);

Endmodule

RTL Schematic:



Simulation:



Result:

Designed and implemented all flipflops and conversions using behavioral modelling using **Xilinx ISE 14.2**

EXPERIMENT-9 SYNCHRONOUS COUNTERS

Aim: Design, simulate and implement synchronous counters using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**

Simulator Used: iSim Synthesizer Used: XST

Procedure:

- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

SYNCHRONUS UP COUNTER

Structural Modelling

Verilog Program:

module sync_upcounter(q,qb,clk,rst,t);

input clk,rst;

input t;

output [3:0]q,qb;

TFF t0(q[0],qb[0],clk,rst,t);


TFF t1(q[1],qb[1],clk,rst,q[0]);


TFF t2(q[2],qb[2],clk,rst,q[0]&q[1]);

 $TFF\ t3(q[3],qb[3],clk,rst,(q[0]\&q[1]\&q[2]));$

endmodule

RTL Schematic:





SYNCHRONUS DOWN COUNTER

Structural Modelling

Verilog Program:

module sync_downcounter(q,qb,clk,rst,t);

input clk,rst;

input t;

output [3:0]q,qb;

TFF t0(q[0],qb[0],clk,rst,t);


TFF t1(q[1],qb[1],clk,rst,qb[0]);


TFF t2(q[2],qb[2],clk,rst,qb[0]&qb[1]);

TFF t3(q[3],qb[3],clk,rst,(qb[0]&qb[1]&qb[2]));

endmodule

RTL Schematic:





SYNCHRONOUS UP/DOWN COUNTER

Structural Modelling

Verilog Program:module sync_updowncounter(q,qb,clk,rst,t,m); input clk,rst; input t,m;

autout [2.0

output [2:0]q,qb;

wire v0,v1;

and ao(v0, \sim m&q[1]&q[0]);

and a1(v1, m&qb[1]&qb[0]);


TFF a2(q[0],qb[0],clk,rst,t);

TFF a3(q[1],qb[1],clk,rst,m^q[0]);


TFF a4(q[2],qb[2],clk,rst,v0|v1);

Endmodule

RTL Schematic:



Simulation:



Result:

Designed and implemented synchronous counters using Behavioral modelling using **Xilinx ISE 14.2**

EXPERIMENT-9 ASYNCHRONOUS COUNTERS

Aim: Design, simulate and implement asynchronous counters using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**

Simulator Used: iSim Synthesizer Used: XST

Procedure:

- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

ASYNCHRONUS UP COUNTER


Structural Modelling


Verilog Program: module Async_upcounter(q,qb,clk,rst,t); input t; input clk,rst; output [2:0]q,qb; TFF t0(q[0],qb[0],clk,rst,t); TFF t1(q[1],qb[1],qb[0],rst,t); TFF t2(q[2],qb[2],qb[1],rst,t); Endmodule **RTL Schematic:** Async_upcounter:1 TFF:1 fdre q inv qb1 Async_upcounter **Simulation:**

ASYNCHRONUS DOWN COUNTER

Structural Modelling

Verilog Program: module up3c(q,qb,j,k,clk,rst); input j,k; input clk,rst; output [2:0]q,qb; jkff a0(q[0],qb[0],j,k,clk,rst); jkff a1(q[1],qb[1],j,k,qb[0],rst); jkff a2(q[2],qb[2],j,k,qb[1],rst); endmodule RTL Schematic: dc3c:1





DECADE COUNTER

Behavioral Modelling

```
Verilog Program:
 module Decade_counter(count,clk,rst);
 input clk,rst;
 output reg [3:0]count;
 always @(posedge clk)
 begin
 if(rst||count==4'b1001)
 count=4'b0000;
 else
 count=count+1;
 end
 endmodule
RTL Schematic:
                                       Decade_counter:1
                   and4b2
                                   Madd_count[3]_GND_1_o_add_2_OUT1
                                   Madd_count[3]_GND_1_o_add_2_OUT1
          count[3]_PWR_1_o_equal_2_o<3>1
                                    rst_count[3]_OR_4_o1
                                       Decade_counter
Simulation:
```

Result:

Designed and implemented asynchronous counters using Behavioral modelling using **Xilinx ISE 14.2**

EXPERIMENT-11 SHIFT REGISTERS

Aim: Design, simulate and implement shift registers using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**


Simulator Used: iSim Synthesizer Used: XST

Procedure:

- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

SERIAL IN SERIAL OUT

Behavioral Modelling





SERIAL IN PARALLEL OUT

Behavioral Modelling

```
Verilog Program:
 module SIPO(po,si,clk,rst);
 input si;
 input clk,rst;
 output reg [3:0]po;
 reg [3:0]temp;
 always @(posedge clk)
 begin
 if(rst)
 temp=4'b0000;
 else
 begin
 temp=temp>>1;
 temp[3]=si;
 end
 po=temp;
 end
endmodule
```

RTL Schematic:






PARALLEL IN SERIAL OUT


Behavioral Modelling

Verilog Program: module piso(so,clk,rst,pi,ld); input [3:0]pi; input ld,clk,rst; output reg so; reg [3:0]temp; always @(posedge clk) begin if(rst) temp=4'b0000; else if(ld) temp=pi; else temp=temp>>1; so=temp[0]; end

RTL Schematic:

endmodule







PARALLEL IN PARALLEL OUT

Behavioral Modelling

Verilog Program: module pipo(po,pi,clk,rst); input [3:0]pi; input clk,rst; output reg [3:0]po; reg [3:0]temp; always @(posedge clk) begin if(rst) temp=4'b0000; else temp=pi; po=temp; end endmodule





UNIVERSAL SHIFT REGISTER

Behavioral Modelling

```
Verilog Program:
 module usr(po,so,pi,si,s,clk,clr);
input clr,clk,si;
input [3:0]pi;
input [1:0]s;
output reg so;
 output [3:0]po;
 wire [3:0]x;
df a0(po[0],x[0],clk,clr);
 df a1(po[1],x[1],clk,clr);
 df a2(po[2],x[2],clk,clr);
 df a3(po[3],x[3],clk,clr);
 mux b0(x[0],s[1:0],pi[0],si,po[1],po[0]);
 mux b1(x[1],s[1:0],pi[1],po[0],po[2],po[1]);
 mux b2(x[2],s[1:0],pi[2],po[1],po[3],po[2]);
 mux b3(x[3],s[1:0],pi[3],po[2],si,po[3]);
 always @(s)
 begin
 case(s)
 2'b01:so=po[0];
 2'b10:so=po[3];
 endcase
 end
 endmodule
module mux(y,s,i3,i2,i1,i0);
 input [1:0]s;
 input i3,i2,i1,i0;
 output y;
 assign y=(\sim s[1]\&\sim s[0]\&i0)|(\sim s[1]\&s[0]\&i1)|(s[1]\&\sim s[0]\&i2)|(s[1]\&s[0]\&i3);
 endmodule
 module df(q,d,clk,clr);
 input clr,clk,d;
 output reg q;
 always @(posedge clk)
 begin
if(clr) q=0;
 else
 casex(d)
 0:q=0;
 1:q=1;
 endcase
 end
 endmodule
```

RTL Schematic: Simulation: Value ZZZZ 1101 1110 1110 1111 1101 1011

Result:

Designed and implemented shift registers using Behavioral modelling using $\bf Xilinx$ $\bf ISE~14.2$

EXPERIMENT-12 STATE MACHINES

Aim: Design, simulate and implement melay and more state machines using Xilinx ISE.

Software Used: Xilinx **ISE-14.2**


Simulator Used: iSim Synthesizer Used: XST


Procedure:

- Check the syntax of the program for any errors if any correct and verify again.
- In the process window, put the simulation mode in behavioral model, take a Verilog text fixture and give the input combinations.
- Perform simulation to verify the functionality and logic of the code.
- In the process window, change it to implement design highlight program in the source window, performs the run operations to implement the design.
- To view RTL and Technology schematic.

MELAY model 101 sequence detector Behavioral Modelling

```
Verilog Program:
module melay(out,clk,rst,in);
input clk,rst,in;
output reg out;
parameter
s0=2'b00,s1=2'b01,s2=2'b10;
reg [1:0]PS,NS;
always@(posedge clk)
if(rst) PS=s0;
else PS=NS;
always @(in,PS)
begin
case(PS)
s0:if(in==1)NS=s1; else NS=s0;
s1:if(in==0)NS=s2; else NS=s1;
s2:if(in==1)NS=s1; else NS=s0;
endcase
end
always @(in,PS)
begin
case(PS)
s0: out=0;
s1: out=0;
s2: if(in==1)out=1;else out=0;
endcase
 end
endmodule
```






MOORE model 010 sequence detector

Behavioral Modelling

```
Verilog Program:
module moore(out,clk,rst, in);
input clk,rst,in;
output reg out;
 parameter
s0=2'b00,s1=2'b01,s2=2'b10,s3=2'b11;
reg [1:0]PS,NS;
always@(posedge clk)
if(rst)
PS=s0;
else
PS=NS;
always @(in)
begin
case(PS)
s0:if(in==0)NS=s1; else NS=s0;
s1:if(in==1)NS=s2; else NS=s1;
s2:if(in==0)NS=s3; else NS=s0;
s3:if(in==1)NS=s2; else NS=s0;
endcase
end
always @(PS)
begin case(PS)
s0: out=0;
s1: out=0;
s2: out=0;
s3: out=1;
endcase
 end
 endmodule
```



Result:

Designed and implemented melay and moore state machines using Xilinx ISE 14.2