

BGT80

Transceiver Chipset for E-band Backhaul Applications from 81 to 86 GHz

CONFIDENTIAL - Provided under NDA by Marketing

Target Specification

Revision: Rev. 1.4

RF and Protection Devices

BGT80

Transceiver for E-band Backhaul Applications from 81 to 86 GHz

Confidential - provided under NDA

Target Specification

Date of Rev. History: 2013-05-10

Previous Revision: Rev. 1.3

Page	Subjects (major changes since last revision)	
all	Update target specification according to current measurement results	
all	Add additional information about application	
all	Updated specification	

Trademarks of Infineon Technologies AG

AURIX $^{\text{TM}}$, C166 $^{\text{TM}}$, Cappak $^{\text{TM}}$, CIPOS $^{\text{TM}}$, CIPURSE $^{\text{TM}}$, EconoPack $^{\text{TM}}$, CoolMos $^{\text{TM}}$, CoolSet $^{\text{TM}}$, CORECONTROL $^{\text{TM}}$, CROSSAVE $^{\text{TM}}$, Dave $^{\text{TM}}$, DI-POL $^{\text{TM}}$, EasyPIM $^{\text{TM}}$, EconoBridge $^{\text{TM}}$, EconoPiM $^{\text{TM}}$, EconoPack $^{\text{TM}}$, EiceDriver $^{\text{TM}}$, eupec $^{\text{TM}}$, FCOS $^{\text{TM}}$, HITFET $^{\text{TM}}$, HybridPack $^{\text{TM}}$, Isopack $^{\text{TM}}$, Mipaq $^{\text{TM}}$, ModStack $^{\text{TM}}$, my-d $^{\text{TM}}$, NovalithIC $^{\text{TM}}$, OptiMos $^{\text{TM}}$, Origa $^{\text{TM}}$, POWERCODE $^{\text{TM}}$, PRIMARION $^{\text{TM}}$, PrimePack $^{\text{TM}}$, PrimeStack $^{\text{TM}}$, PRO-SIL $^{\text{TM}}$, PROFET $^{\text{TM}}$, Rasic $^{\text{TM}}$, Satric $^{\text{TM}}$, Sieget $^{\text{TM}}$, Sindrion $^{\text{TM}}$, Sipmos $^{\text{TM}}$, SmartLewis $^{\text{TM}}$, Solid Flash $^{\text{TM}}$, Tempfet $^{\text{TM}}$, thinQ! $^{\text{TM}}$, Trenchstop $^{\text{TM}}$, TriCore $^{\text{TM}}$.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

BGT80 Transceiver for E-band Backhaul Applications from 81 to 86 GHz

Confidential - provided under NDA

List of Content, Figures and Tables

Table of Content

1	Product Features	5
1.1	Major Features of BGT80 Transceiver Chipset	5
1.2	Applications	6
1.3	Description	6
1.4	Block Diagram of BGT80 Transceiver Chipset	6
1.5	Pin Definition and Function	7
2	Target Specifications for BGT80 Chipset	9
2.1	General Specifications	9
2.2	Transmitter	10
2.3	Receiver	13
3	Digital Control Interface	14
3.1	SPI (Serial Peripheral Interface)	14
3.2	Module Description	15
3.3	Timing	16
3.4	Logic Levels	17
3.5	Read Mode	19
3.6	Write Mode	20
4	Application Examples	14
4.1	E-Band Backhaul System with Frequency-Domain-Multiplexing (FDD)	21
4.2	E-Band Backhaul System with Time-Domain-Multiplexing (TDD)	22
5	Application Information	23
5.1	Application Diagram and Schematic	23
5.2	Bill-of-Materials	25
5.3	Application Board	26
6	Package	30



List of Content, Figures and Tables

List of Figures

Figure 1	Block Diagram of BGT80 Transceiver Chipset	6
Figure 2	Pin Number Assignment of BGT80 package eWLB PG-WFWLB-119-1 (Top View)	7
Figure 3	SPI Block Diagram	
Figure 4	SPI Protocol	15
Figure 5	4-wire SPI Interface Transmission Scheme.	16
Figure 6	4-wire SPI interface timing diagram	16
Figure 7	Data Input DATA	18
Figure 8	Data Output DATAOUT	18
Figure 9	Clock Input CLK	18
Figure 10	Enable Input ENABLE	19
Figure 11	Read Mode Timing	19
Figure 12	Write Mode Timing	20
Figure 13	Application Example of BGT70 and BGT80 in a FDD System	21
Figure 14	Application Example of BGT70 and BGT80 in a TDD System	22
Figure 15	Application Diagram of BGT80	
Figure 16	Schematic of BGT80 Application Circuit	24
Figure 17	Top view of the Application Board BGT80	26
Figure 18	Zoom-in Picture of of the center area of Application Board BGT80	27
Figure 19	Zoom-in Picture of Transition Area of Application Board BGT80	27
Figure 20	Cross Section of BGT80 Application Board	28
Figure 21	Picture of Application Board for BGT80 after Assembly	29
Figure 22	Top View (left), Bottom View (right) and Side View of BGT80 in eWLB Package	
Figure 23	Dimension of eWLB Package PG-WFWLB-119-1 for BGT80 (left: top view; center: side view;	right:
	bottom view)	30
Figure 24	Tape and Reel Information of BGT80 in eWLB Package	32
List of	Tables	
Table 1	Pin Definition and Function	7
Table 2	General Specifications	
Table 3	Target Specifications	
Table 4	Target Specifications	
Table 5	SPI – Protocol Field Description	
Table 6	Timing Characteristics	
Table 7	Logic levels for pins DATA, DATAOUT, CLK, and ENABLE	
Table 8	Bill-of-Materials	
Table 9	Control Interface Description of BGT80 Application Board	29

1 **Product Features**

1.1 **Major Features of BGT80 Transceiver Chipset**

- BGT80 covers the frequency range from 81 to 86 GHz
- Fabricated with silicon-germanium (SiGe) Infineon process technology
- Housed in a embedded Wafer Level Package (eWLB) of Infineon technology
- BGT80 can be programmed via SPI interface to work either in transmit (Tx) or/and receive (Rx) mode
- Zero IF differential I/Q interface direct conversion architecture
- Differential RF transmit output signaling
- Differential RF receive input signaling
- Differential intermediate frequency I/Q signaling
- Peak detector at Modulator output on the transmit path
- Peak detector at PA output on the transmit path
- Built-in temperature sensor
- SPI interface
- BITE (Built in test equipment) for EOL test in production at Infineon to verify RF performance
- Can be used in TDD or FDD systems



Product Name	Package	Marking		
BGT80	PG-WFWLB-119-1	80Vxx		

Target Specification, 1.4 2013 05 10 5/33

Product Features

1.2 Applications

- E-Band 81 to 86 GHz FDD or TDD applications such as mmWave backhaul for mobile LTE basestations.

1.3 Description

The connection to the basestation was so far planned for lower data rates (few 100 MBit/s) and needs now increased capacity. To do so, the backhaul technology comes into place. A solution using wireless backhaul in the E-Band (71 to 76 GHz and 81 to 86 GHz) will open up more than 10 GHz frequency range. This enables datarates higher than 1 Gbit/s for video and data service, sufficient to support LTE/4G mobile communication. Infineon business approach will enable such Gbit service with the latest E-Band chipsets.

With Infineon's advanced SiGe (Silicon Germanium) technology with a transit frequency of 200 GHz, we can integrate all RF (Radio Frequency) building blocks, like Power Amplifier (PA), Low Noise Amplifier (LNA), Mixer, Programmable Gain Amplifier (PGA), Voltage Controlled Oscillator (VCO) and more into a single chip. This technology is proven and fully qualified for other Infineon Millimeter- and Microwave chipsets already.

Furthermore, Infineon is the leading company to house these single chipsets into a plastic embedded Wafer Level Package (eWLB) which can be processed in standard SMT flow. With the Infineon packaged chipsets, customer can reduce production cost and time-to-market significantly.

1.4 Block Diagram of BGT80 Transceiver Chipset




Figure 1 Block Diagram of BGT80 Transceiver Chipset

Product Features

1.5 Pin Definition and Function

Figure 2 shows the bottom view of BGT80 package eWLB PG-WFWLB-119-1 with the pin number assignment. Their function of each pin is described in **Table 1** below.




Figure 2 Pin Number Assignment of BGT80 package eWLB PG-WFWLB-119-1 (Top View)

Table 1 Pin Definition and Function

Pin No.	Name	Function
A3, A4, A11,	Vcc	DC supply for the transceiver chip – 3.3V
B4, B10,		
C3,		
F10, F11, F12,		
G10, G11, G12,		
L10,		
M11		
K3, L3, M2, M3	Vcc_Temp	Supply voltage for the temperature sensor – 3.3V
F1, F2	Vcc_VCO	Supply voltage for the VCO – 3.3V
E1, E2	Vtune	VCO tuning voltage

BGT80 Transceiver for E-band Backhaul Applications from 81 to 86 GHz

Confidential - provided under NDA

Product Features

Table 1 Pin Definition and Function

Table 1 Fill Definition and Function						
Pin No.	Name	Function				
D1, D2	SP1	SPI Enable - chip select				
C1, C2	SP2	SPI Dataout - SPI data sequence (device → control board)				
B1, B2	SP3	SPI clock				
A2, B3	SP4	SPI Data - SPI data sequence (control board → device)				
G1, G2	MUXout	MUX output (PPD_PA or PPD_MOD DC level output)				
H1, H2	D_MOD	Modulator detector output				
L1, L2	Temp	Temperature sensor output – DC voltage				
J1, J2	Div	Frequency divider output				
K1, K2	DivX	Complementary frequency divider output				
B7	Rx_In	RF input of receiver				
B8	Rx_Inx	Complementary RF input of receiver				
B11, B12	IFx_I_Rx	Complementary inphase IF output of receiver				
C11, C12	IF_I_Rx	Inphase IF output of receiver				
D11, D12	IFx_Q_Rx	Complementary Quadrature IF output of receiver				
E11, E12	IF_Q_Rx	Quadrature IF output of receiver				
L7	Tx_Out	RF output of transmitter				
L8	Tx_Outx	Complementary RF output of transmitter				
L11, L12	IF_I_Tx	Inphase IF input of transmitter				
K11, K12	IFx_I_Tx	Complementary inphase IF input of transmitter				
J11, J12	IF_Q_Tx	Quadrature IF input of transmitter				
H11, H12	IFx_Q_Tx	Complementary Quadrature IF input of transmitter				
A5, A6, A9, A10, B5, B6, B9, C4, C5, C6, C9, C10, D3, D4, D5, D6, D9, D10, E3, E4, E5, E6, E9, E10, F3, F8, F9, G3, G9, H3, H4, H5, H6, H9, H10, J3, J4, J5, J6, J9, J10, K4, K5, K6, K9, K10, L4, L5, L6, L9, M4, M5, M6, M9, M10,	GND	Ground and thermal pads				
A1, A12, M1, M12		A1, A12, M1, M12 not connected to the RDL layer				

Note: all pins described in the same line need to be connected on the PCB.

2 Target Specifications for BGT80 Chipset

Following tables show the target specification of Infineon's BGT80 transceiver chipset. The values are based on the measurement results of current BGT80 samples. All the values are subjected to change after the final qualification.

The reference for all specified data is the Infineon Application board defined in chapter 5.

2.1 General Specifications

Table 2 General Specifications

Spec	Symbol	Unit		Value		Condition
Parameter			min	typ	max	
Temperature Range	Т	°C	-40		85	Chip backside temperature (measured with the on chip temparature sensor)
Package Rth (Chip to Board)	Rth	K/W		tbd		
ESD protection (HBM)	ESD _{HBM}	kV		1		All pins, DC, I/O, and RF
Frequency Range	F	GHz	81		86	
Voltage Supply	Vcc	V	3.135	3.300	3.465	
Current Consumption						
- IC powered on, TX off, RX off	ICoff			310		
- TX on, Rx off	ICTX	mA		460		@ max power
- TX off, RX on	ICRX			335		
- TX on, RX on	ICTRX			520		@ max power

Target Specification, 1.4 9 / 33 2013 05 10



Target Specifications for BGT80 Chipset

2.2 Transmitter

Table 3 Target Specifications of Transmit Path

Spec	Symbol	Unit		Value		Condition
Parameter			min	typ	max	
Tx Output						
Output Signaling						differential
Output Referred P-1dB	OP-1dB _{Tx}	dBm		10		differential in 100 Ω load
						This value includes already the 2dB loss of the eWLB package
Output Referred IP3	OIP3 _{TX}	dBm		20		
Saturated Power	P _{sat}	dBm		14		differential in 100 Ω load
						This value includes already the 2dB loss of the eWLB package
PA Control Step	P_ctrl _s	dB	0.5	1	2	6bits
PA Control Dynamic Range	P_ctrl _d	dB		20		
Tx Chain Gain	G _{TX}	dB		25		
LO feed-through Suppression	LOs	dBc		25		before calibration
Image Rejection	IMR	dB		25		w/o feedback loop
Tx-Port Output Matching	S ₂₂	dB		-10		
Tx-Port Load Impedance	TX _{load}	Ω		100		differential
LO Generation						
VCO Tuning Voltage Range	V _{tune}	V	0		5.5 (6 opt.)	single tuning port

BGT80 Transceiver for E-band Backhaul Applications from 81 to 86 GHz

Confidential - provided under NDA

Target Specifications for BGT80 Chipset

Table 3 Target Specifications of Transmit Path

Spec	Symbol	Unit		Value		Condition
Kvco	K _{vco}	GHz/V	0.5		5	@ Tx output
Phase Noise						
@100kHz Offset	PN _{ssb100k}	dBc/Hz		-80		SSB
@1MHz Offset	PN _{ssb1M}	dBc/Hz		-100		SSB
@10MHz Offset	PN _{ssb10M}	dBc/Hz		-120		SSB
Divider Chain						
Output Signaling						differential
Divider Ratio	N _{DIV}			64		Referred to Tx output frequency
Divider Output Power	PDIV _{out}	dBm		-10		in 100 Ω differential load.
Divider Output Coupling on Board				AC		value to be specified
Divider Output Load Impedance	DIV _{load}	Ω		100		
IF Interface to TX Chain						
Input Signaling						differential
IF Bandwidth	IF _{BW}	MHz		500	1000	
IF Load Impedance	IF _{load}	Ω		50		differential
IF Coupling on Board				AC		value to be specified
Additional Features Spec.						
Output Power Vs PA Peak Detector Readout Relation	Pout PPD_PA (MUX out)	dBm V	$Pout = t$ $y_0 = 0.8$ $A_1 = 0.1$ $t_1 = 8.24$	6508;	D _ PA A ₁	<u>y</u> ₀);

BGT80 Transceiver for E-band Backhaul Applications from 81 to 86 GHz

Confidential - provided under NDA

Target Specifications for BGT80 Chipset

Table 3 Target Specifications of Transmit Path

Spec	Symbol	Unit	Value		Condition	
PA Peak Detector Accuracy	PPD_PA _{acc}	dB	-2		+2	
Modulator Detector Bandwidth	D_MOD _{BW}	MHz		200		
Chip Backside Temperature (Temp) Vs Temperature Sensor Readout (Tsense) Relation	Temp Tsense	°C V	$Temp = \frac{Tsense - a}{b};$ $a = 1.36;$ $b = 0.005$			
Temperature Sensor Slope	Tsense_sl	mV/K		5		
Load Impedance for Tsense Output	Rsens _{load}	ΜΩ		1		



Table 4 Target Specifications of Receive Path

Spec	Symbol	Unit	Value			Condition
Parameter			min	typ	max	
Rx Chain						
Input Signaling						differential
Conversion Gain	CG _{diff}	dB		20		differential in 400 Ω load at IF Ports This value includes already the 2dB loss of the eWLB package
Double-Side-Band Noise Figure	NFdsb	dB		9		This value includes already the 2dB loss of the eWLB package
Input Referred P-1dB	IP-1dB _{RX}	dBm	-15			
Input Referred IP3	IIP3 _{RX}	dBm	-5			
LO Residual Power at the RX Input	LO _{res}	dBm		-50		
RF-Port Input Matching	S ₁₁	dB		-10		
RF-Port Load Impedance	RF _{load}	Ω		100		differential
Rx Chain to IF Interface						
Output Signaling						differential
IF Bandwidth	IF _{BW}	MHz		500	1000	
IF Load Impedance	IF _{load}	Ω	400			differential
IF Coupling on Board				AC		value to be specified
I/Q Amplitude Imbalance	IQ _{AI}	dB		1		
I/Q Phase Imbalance	IQ _{PI}	deg		5		

Digital Control Interface

3 Digital Control Interface

3.1 SPI (Serial Peripheral Interface)

The BGT80 is configured using a 4-wire SPI slave interface. The interface is always enabled and works autonomous; therefore no registers are required to control the SPI interface. It is used to configure the internal modules of the BGT80 chip via registers. The main tasks are to set the mode of operation of the Tx and/or Rx chain. Communication with an external micro controller is done via the four dedicated pins DATAOUT, DATA, CLK and ENABLE.

Note: SPI communication must be avoided during transmission/receiving to prevent a degradation of the system phase noise performance.

(Note: Detailed register map will follow)




Figure 3 SPI Block Diagram

The SPI interface consists of a 16-bit shift register and six 8-bit registers (**Figure 3**). The interface is programmed by a 16-bit sequence consisting of a control (CMD)/address (ADDR) byte and a data byte (DATA). The transmitter circuit is configured by writing configuration data into the six 8-bit registers (Register 0 to Register 5).

Target Specification, 1.4 2013 05 10

Digital Control Interface

3.2 Module Description

The SPI interface is programmed by a 16bit sequence consisting of two mode bits CMD, 6 address bits ADDR and 8 data bits DATA. This sequence is described in **Figure 4** and **Table 5**. The mode CMD is used to choose between read and write access.




Figure 4 SPI Protocol

Table 5 SPI – Protocol Field Description

Field	Bit position	Description	
		Mode bit:	
		11 _B – write	
CMD	15:14	10 _B – read	
		01 _B – not used	
		00 _B – not used	
ADDR	13:11	000 _B – reserved	
A DOM	10:8	Register address	
DATA	7:0	Data	

Target Specification, 1.4 15 / 33 2013 05 10

Digital Control Interface

3.3 Timing

The signal ENABLE acts as chip select and is low-active. The transmission of the serial data provided to the serial data input DATA is started by a negative edge on the enable input ENABLE. Data at the serial input DATA is then read at the falling edge of the clock input CLK. The most significant bit (MSB) is read first (**Figure 5** and **Figure 6**).

The serial output DATAOUT is high impedance while ENABLE remains inactive (logic high). Output data is clocked out at the rising edge of the clock input CLK with the MSB first. The timing parameters specified in **Table 6** have to be considered.




Figure 5 4-wire SPI Interface Transmission Scheme.




Figure 6 4-wire SPI interface timing diagram

Table 6 Timing Characteristics

Parameter	Symbol		Limit Values	Limit Values	
		Min.	Тур.	Max.	
Serial clock frequency	f _{CLK}			50	MHz
Serial clock high time	t _{CLK(H)}	10			ns
Serial clock low time	t _{CLK(L)}	10			ns
Enable lead time	t _{ENA(lead)}	20			ns
Enable select lag time	t _{ENA(lag)}	20			ns
Data setup time	t _{DATA(su)}	10			ns
Data hold time	t _{DATA(h)}	10			ns
Clock to serial output valid time	t _{so(v)}			20	ns
Enable to serial output active time	t _{SO(en)}			100	ns
Enable to serial output high impedance time	t _{SO(dis)}			100	ns

3.4 Logic Levels

The digital inputs are designed to be compatible with standard CMOS / TTL levels (reported in **Table 7**). Unconnected input pins are at HIGH level. I/O interface is shown in **Figure 7 to Figure 10**.

Table 7 Logic levels for pins DATA, DATAOUT, CLK, and ENABLE

Parameter	Symbol	Limit Values	Unit		
		Min.	Тур.	Max.	
LOW level / input (DATA, CLK, ENABLE)	$V_{IN(L)}$	0		0.8	V
HIGH level / input (DATA, CLK, ENABLE)	V _{IN(H)}	2.0		Vcc	V
Input current (0V ≤ V _{IN} ≤ Vcc)	I _{IN}	-150		150	μΑ
LOW level / output (DATAOUT)	V _{OUT(L)}	0		0.66	V
HIGH level / output (DATAOUT)	V _{OUT(H)}	Vcc – 0.66		Vcc	V
Output current (LOW)	I _{OUT(L)}	-1.5			mA
Output current (HIGH)	I _{OUT(H)}	1.5			mA

Digital Control Interface




Figure 7 Data Input DATA




Figure 8 Data Output DATAOUT




Figure 9 Clock Input CLK






Figure 10 Enable Input ENABLE

3.5 Read Mode

Figure 11 shows a read command. The two most significant bits are set to 10_B to select the read mode, followed by three 0_B s and three address bits (A2, A1 and A0) to select one of the six registers. The read sequence consists of two parts. In a first step, a read command is sent to the interface. The first most significant bit is set to 1_B followed by four bit set to 0_B , 10000_B , followed by three address bits (A2, A1 and A0) and eight data bits which may contain any arbitrary value. During the second part of the read sequence the selected 8-bit section is provided at DATAOUT. The command/address/data bits at DATA may contain any value.




Figure 11 Read Mode Timing

3.6 Write Mode

Figure 12 shows a write command. The two most significant bits are $\mathbf{1}_B$ to select the write mode, followed by three $\mathbf{0}_B$ s and three address bits (A2, A1 and A0) to select one of the six registers. The programming sequence is completed by eight data bits. While the 16-bit sequence consisting of command/address and data is read into the interface, 16 bits are shifted out at DATAOUT. The content of these bits depends on the previous command. The 16 bits at DATAOUT correspond to the previous command/address/data sequence.




Figure 12 Write Mode Timing

Target Specification, 1.4 20 / 33 2013 05 10

Application Examples

4 Application Examples

4.1 E-Band Backhaul System with Frequency-Domain-Multiplexing (FDD)

In a FDD system, one BGT70 and one BGT80 chipsets are installed on each side of the link stations as shown in **Figure 13**. The two chips within one base station works in the TX or RX mode, respectively. For example, in the base station A, BGT70 is set to the receive mode (RX on / TX off) and BGT80 is set to the transmit mode (TX on / RX off). On the other hand, BGT70 is set to the transmit mode and BGT80 is set to the receive mode in the base station B.




Figure 13 Application Example of BGT70 and BGT80 in a FDD System

Target Specification, 1.4 21 / 33 2013 05 10

Application Examples

4.2 E-Band Backhaul System with Time-Domain-Multiplexing (TDD)

In a TDD system, one BGT70 and one BGT80 chips are installed on each side of the link stations as shown in **Figure 14**. The two chips within one base station can work in the TX and RX mode independently. The two base stations need to be aligned to set one side to the transmit mode (TX on / RX off) and the other side to the receive mode (RX on / TX off) for the lower E-band (71 to 76 GHz) and for the higher E-Band (81 to 86 GHz) separately.

Because both the TX and RX modes on each chip are used in the application, discrete diplexer needs to be used to between the TX, RX ports and the antenna.




Figure 14 Application Example of BGT70 and BGT80 in a TDD System

Application Information

5 Application Information

5.1 Application Diagram and Schematic




Figure 15 Application Diagram of BGT80

Target Specification, 1.4 23 / 33 2013 05 10

Application Information

Confidential - provided under NDA




Figure 16 Schematic of BGT80 Application Circuit

BGT80

5.2 Bill-of-Materials

Table 8 shows the layout of the application board BGT80 version 2.2.

Table 8 Bill-of-Materials

145100	Diii of indicatals					
Symbol	Value	Unit	Package	Manufacturer	Comment	
B1	BGT80	-	eWLB	Infineon	RF transceiver chip	
C1	10	nF	0402	Murata	RF bypass	
C3, C9, C20	100	pF	0402	Murata	RF bypass	
C4, C10, C21	10	uF	1206	AVX	DC filtering	
C5, C6, C11, C12, C13, C14, C15, C16, C17, C18	1	nF	0402	Murata	DC block	
C7, C8	10	pF	0402	Murata	RF bypass	
L3, L4	1	uH	1210	Murata	DC filtering	
CON1	8-Pin SRC	-	MiniBridge	ERNI	SPI & other readout functions	
CON2	6-Pin SRC	-	MiniBridge	ERNI	DC supply	
SMA1, SMA2	SMA connector	-	SMA	Johnson	IF Tx-Q differential interface	
SMA3, SMA4	SMA connector	-	SMA	Johnson	IF Tx-I differential interface	
SMA5, SMA6	SMA connector	-	SMA	Johnson	IF Rx-Q differential interface	
SMA7, SMA8	SMA connector	-	SMA	Johnson	IF Rx-I differential interface	
SMP2	SMP1	Mini SMP connector	-	Mini SMP	VCO Divider differential interface	
SMP1	SMP1	Mini SMP connector	-	Mini SMP	Vtune (VCO Tuning voltage interface)	
L1, L2	n.u.	-	-	-	Not used	
R1, R2, R3, R4	n.u.	-	-	-	Not used	
C2	n.u.	-	•	-	Not used	
CON3	n.u.	-	-	-	Not used	
MSWG_Tx, MSWG_Rx	WR12 Waveguide	-	-	-	RF transmission and reception interface	
PLL	External PCB	-	-	Analog Devices	External using ADF4158	

Application Information

5.3 Application Board

Figure 17 shows the top view of the layout of the application board BGT80. **Figure 21** shows the top view picture of BGT80 after assembly. IF interface can be connected via the SMA ports (upper side). On-Board mode conversion circuits (differential <-> single mode) are implemented for the RF TX and RX ports. The TX port is on the middle right side and RX port on the middle left side. They can be connected with WR-12 waveguides. Down left side are the controls and sense pins while the DC supply pins are on the bottom right corner.




Figure 17 Top view of the Application Board BGT80

Application Information




Figure 18 Zoom-in Picture of of the center area of Application Board BGT80. Landing pads and through thermal vias in the center.




Figure 19 Zoom-in Picture of Transition Area of Application Board BGT80

Application Information

Figure 20 shows the side view of the PCB layers. It consists of:

- 130 µm thick Rogers RO3003 material: as dielectrics for the RF transmission lines.
- Rogers RO3003 material is recommended for these applications because of its excellent high frequency characteristics.
- 400 µm thick FR4 material: as carrier of PCB for mechanical stability. Two cavities in the FR4 layer are shaped as transition from the RF microstrip lines on top metal layer to the waveguides with WR-12 flanges at the backside for TX and RX.




Figure 20 Cross Section of BGT80 Application Board

Target Specification, 1.4 28 / 33 2013 05 10



Application Information




Figure 21 Picture of Application Board for BGT80 after Assembly

Table 9 **Control Interface Description of BGT80 Application Board**

Pin	Function	Description		
Flat connector 1 (CON1)				
CLK	SPI clock	50 MHz		
Data	SPI Data sequence (Control Board → Device)	See SPI description		
Dataout	SPI Data sequence (Device → Control Board)	See SPI description		
Enable	Chip Select	See SPI description		
Temp	Temperature Sensor Output	DC Voltage		
D_MOD	Modulator detector output	RF Signal		
MUXout	MUX output (PPD_PA or PPD_MOD DC level output)	DC Voltage		
GND	Ground	Ground		
Flat Connector	2 (CON2)			
VccTemp	DC Supply for Temperature Sensor	3.3V		
VccVCO	DC Supply for VCO	3.3V		
Vcc	DC Supply for RF Transmitter/Receiver Chain	3.3V		
GND	Ground	Ground		

Note: VccTemp, VccVCO & Vcc can all be connected together to one single 3.3V DC supply.

6 Package

The BGT80 chipset is in eWLB type package PG-WFWLB-119-1 with bump balls of diameter of 300 μ m and height of 150 μ m. Figure 22 shows the BGT80 package.

Figure 23 shows the physical dimension of it. The package size is 6.0 x 6.0 x 0.8 mm³ with pitch of 500 μm.




Figure 22 Top View (left), Bottom View (right) and Side View of BGT80 in eWLB Package





Figure 23 Dimension of eWLB Package PG-WFWLB-119-1 for BGT80 (left: top view; center: side view; right: bottom view)



Package

Tape and reel information:

- Solder balls at bottom side, marking at top side
- 3000 pcs per reel





Package




Figure 24 Tape and Reel Information of BGT80 in eWLB Package

Target Specification, 1.4 2013 05 10 32 / 33

www.infineon.com