



PAGE1									
8	7	6	5	4	3	2	1		
<div>REFERENCE DESIGN</div> <div>PCIE SINGLE LANE 1000/100/10 BASE-T</div> <div>INTEL 82574 ETHERNET CONTROLER</div>									
F							F		
E							E		
D							D		
C							C		
B							B		
A							A		
INTEL		TITLE		SIZE	CODE	DOCUMENT NUMBER	REV	DATE	SHEET
LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124		82574 REFERENCE DESIGN					2.1	08-04-2008	1
8	7	6	5	4	3	2	1		




LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82574 REFERENCE DESIGN	SIZE	CODE	DOCUMENT NUMBER	REV 2.1	DATE 08-04-2008	SHEET 2
---	---------------------------------	------	------	-----------------	------------	--------------------	------------


POWER BLOCK DIAGRAM

JUMPER_TABLE ON_SHEET_08





82574'S NC_SI AND MULIPEXED TEST SIGNAL INTERFACE



INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82574 REFERENCE DESIGN

SIZE

CODE

DOCUMENT NUMBER

REV

2.1

DATE

08-04-2008

SHEET

5

F



C

C

B

B

1

A




2




82574 'S MDI ,SMBUS ,POWER AND REGULATION SIGNAL INTERFACE


ROUTE ALL MDI SIGNAL PAIRS ON ALL PAGES AS DIFFERENTIAL PAIRS
82574 HAS INTERNAL MDI TERMINATION; EXTERNAL TERMINATION MUST NOT BE USED



PLACE_0.1UF_CAPACITORS_CLOSE_TO_PIN_OF_DEVICE
PLACE_10.0UF_CAPACITOR_CLOSE_TO_POWER_PLANE_NEAR_DEVICE




PLACE_0.1UF_CAPACITORS_CLOSE_TO_PIN_OF_DEVICE
PLACE_10.0UF_CAPACITOR_CLOSE_TO_POWER_PLANE_NEAR_DEVICE



PLACE_JUMPER_PULL_HIGH
ENABLES_THE_82574L
PULL_DOWN_TO_DISABLE

82574'S POWER AND REGULATION SIGNAL INTERFACE



INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82574 REFERENCE DESIGN

SIZE CODE DOCUMENT NUMBER

REV 2.1

DATE 08-04-2008

SHEET 7

JUMPER TABLE

SET_JUMPERS_AS_LISTED_BELOW_TO_GENERATE

DESIRED_CONFIGURATION

Jumper Number	Function	To Use Bench supplies	To Use Fully External LDO Supplies	To Use 2 External Power Transistors	To Use 1 External and 1 Internal Power Transistor
J1, 2 pin	PCIE_3.3V_MAIN	-	1-2	1-2	1-2
J2, 2 pin	PCIE_3.3V_AUX	-	1-2	1-2	1-2
J3, 3 pin	3.3V Charge Pump OR 3.3V Buck/Boost	-	1-2 (Select Charge Pump)	2-3 (Select Buck/Boost)	2-3 (Select Buck/Boost)
J4, 3 pin	LED EEPROM FLASH POWER	1-2 (Select LAN_3.3V_)	2-3 (Select 3_3V_OR)	2-3 (Select 3_3V_OR)	2-3 (Select 3_3V_OR)
J5	PCIe Connector	-	-	-	-
J6, 2 pin	TEST_EN	-	-	-	-
J7, 5 pin	JTAG	-	-	-	-
J8, 3 pin	CHARGE PUMP ENABLE	2-3 (Select GND)	1-2 (Select HIGH)	2-3 (Select GND)	2-3 (Select GND)
J9, 2 pin	3.3V CHARGE PUMP OUT	-	1-2	-	-
J10, 2 pin	1.9V LDO OUT	-	1-2	-	-
J11, 2 pin	1.05V LDO OUT	-	1-2	-	-
J12, 3 pin	BUCK/BOOST ENABLE	2-3 (Select GND)	2-3 (Select GND)	1-2 (Select HIGH_)	1-2 (Select HIGH_)
J13, 2 pin	BUCK/BOOST OUT	-	-	1-2	1-2
J14, 2 pin	1.05V PNP OUT	-	-	1-2	-
J15, 2 pin	1.05V PNP IN	-	-	1-2	-
J16, 2 pin	1.9V PNP OUT	-	-	1-2	1-2
J17, 2 pin	1.9V PNP IN	-	-	1-2	1-2
J18, 2 pin	CTRL10	-	-	1-2	-
J19, 2 pin	CTRL19	-	-	1-2	1-2
J20, 2 pin	DIS_REG10	1-2	1-2	1-2	-
J21, 3 pin	NVMT	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH
J22, 16 pin	NC_SI	-	-	-	-
J23, 2 pin	DEV_OFF_N	-	-	-	-
J24, 2 pin	ATEST	-	-	-	-
J25, 2 pin	VDD1p9	-	-	-	-
J26, 3 pin	SMBUS	-	-	-	-
J27, 4 pin	3.3V Bench Feed	3.3V Bench Feed	-	-	-
J28, 4 pin	1.9V Bench Feed	1.9V Bench Feed	-	-	-
J29, 4 pin	1.05V Bench Feed	1.05V Bench Feed	-	-	-
J30, 3 pin	Center Tap Feed	-	-	-	-
J34, 6 pin	NVM Chip Select	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH

INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE82574 REFERENCE DESIGN

SIZE

CODE

DOCUMENT NUMBER

REV2.1

DATE08-04-2008

SHEET8

82574'S 2 EXTERNAL OR 1 EXTERNAL POWER TRANSISTOR OPTIONS

3.3V_OR_BUCK_BOOST

J12
CONN
CONN3PULL_UP_WHEN
3.3V_OR_BUCK
BOOST_ENABLED_ELSE
PULL_DOWN

I40

C85
22UF
6.3V
20%
X5R
0805LFC77
22UF
6.3V
20%
X5R
0805LFR55
100 5%
1/16W
0402LF CHIP
C78
0.1UF
16V
10%
X7R
0603LF10.00UH IND SMLF
I73

L2

EU4

L1 L2

TPS63000

VIN VOUT

VINA FB

EN PS/SYNC PGND

GND PWRPAD

I74 IC LCCLF

R44
100K
1%
1/16W
0402LFR52
1.0M
5%
1/16W
0402LFQ2
MMBD914
IC
SOT23LFC51
22UF
6.3V
20%
X5R
0805LFC56
22UF
6.3V
20%
X5R
0805LF

LAN_3.3V

R36

1%
1/2W
CHIP

1206LF

I13

J13

BUCK/BOOST REGULATION CIRCUITRY FOR USE WITH EXTERNAL POWER TRANSISTOR OPTIONS
WHEN IMPLEMENTED ON A PCIE CARD WHERE 3.3V OR CIRCUIT IS REQUIRED

PLACE 0.1UF CAPACITORS CLOSE TO PNP DEVICE PINS
PLACE PNP 0.5 INCH FROM THE 82574
PLACE SUFFICIENT COPPER UNDER PNP FOR THERMAL RELIEF

7c1>

CTRL19

J19

THLF CONN

I67

R57 DNP

1%
1/2W CHIP

1206LF

R61
4.99K
1%
1/10W
CHIP
0603LFR63
1%
1/2W
CHIP
1206LF

I88

IC SM

BCP69T1

U7

1

2

C68

0.01UF 50V
10% X7R
0603LFC69
10UF
6.3V
20%
X5R
0805LFC76
0.1UF
16V
10%
X7R
0603LFC81
4.7UF
6.3V
10%
X5R
0603LF

C80

I113

J17

I108

LAN_3.3V

THLF CONN

J17

I116

LAN_1.9V

R29

1%
1/2W
CHIP

1206LF

J16

I117

C65

20% X5R

0805LF

6.3V 10UF

C57

0.1UF

16V

10%
X7R

0603LF

C53

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

0805LF

6.3V 10UF

C8

0.1UF

16V

10%
X7R

0603LF

C29

4.7UF

6.3V

10%
X5R

0603LF

C14

20% X5R

0805LF

6.3V 10UF

C6

20% X5R

F

E

D

C

B

A

F

E



D

C

B

A

82574'S BENCH OR ALL EXTERNAL LDO POWER SUPPLY OPTIONS



INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82574 REFERENCE DESIGN

SIZE CODE DOCUMENT NUMBER

REV 2.1





DATE 08-04-2008

SHEET 10

LAN PORT W/MAGNETIC OPTION


IF MDI TRACES ARE LONGER THAN 4"
OR A LAN SWITCH IS USED:
AN ADDITIONAL POWER SUPPLY TO
BOOST THE CENTER TAP VOLTAGE
MAY BE REQUIRED

CENTER TAP POWER










TWO OPTIONS FOR MAGNETIC MODULES ON TOP OF EACH OTHER

STANDARD PROFILE MAGNETIC OPTION



LOW PROFILE MAGNETIC OPTION



INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82574 REFERENCE DESIGN

SIZE CODE DOCUMENT NUMBER

REV 2.1

DATE 08-04-2008

SHEET 11