

TMDSEVM6657 SCHEMATIC

MAJOR REVISION HISTORY :

PCB REV.	SCH. REV.	DESCRIPTION	DATE
1.0	0.6	Initial Draft	3-FEB-2012
	1.1	Release for Alpha Boards	20-MAR-2012
2.0	0.5	Release for Beta Boards	26-JUL-2012

I2C ADDRESS TABLE :

REF DES	DESCRIPTION	7 BIT ADDRESS
EEPROM1	DSP EEPROM	0x50, 0x51
U264	ETHERNET EEPROM	0x50


PCB MECHANICAL DETAILS :

1. PCB SIZE: 7.11" x 2.89" x 0.063"
2. PCB MATERIAL: FR4_IT168G
3. NUMBER OF LAYERS: 12
4. IMPEDANCE CONTROL: YES

NOTES, UNLESS OTHERWISE SPECIFIED :



1. RESISTANCE VALUES ARE IN OHMS.
2. CAPACITANCE VALUES ARE IN MICROFARADS.
3. PARTS NOT INSTALLED ARE INDICATED WITH 'NU'.
4. SIGNAL NET NAMES WITH "#" SUFFIX, ARE ACTIVE LOW SIGNALS.

PCB LAYER STACK-UP DETAILS :





DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS. FOR COMMITTED PERFORMANCE AND FUNCTIONALITY OF THE xxxx DEVICE, PLEASE REFER TO THE DEVICE DATA MANUAL.

Copyright (C) 20xx Texas Instruments Incorporated.
All rights reserved.


Project TMDSEVM6657		Designed for TI by elinfochips	
Title COVER PAGE		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 1 of 29	



SCHEMATIC PAGE DESCRIPTION :

01 : COVER PAGE
02 : TABLE OF CONTENTS
03 : SYSTEM BLOCK DIAGRAM
04 : PLACEMENT
05 : POWER CONSUMPTION
06 : POWER SEQUENCE
07 : POWER DISTRIBUTION
08 : CLOCK DIAGRAM
09 : FPGA INTERFACE CONTROL
10 : MANAGEMENT MAP
11 : AMC CONNECTOR
12 : MMC, HYPERLINK COMM
13 : DSP - SERDES PORTS
14 : DSP - DDR3
15 : DDR3 & ECC
16 : DSP - EMIF & JTAG
17 : DSP - MISC
18 : DSP - CLOCK & SMART REFLEX
19 : CLOCK GENERATION
20 : USB - JTAG
21 : GIGABIT ETHERNET
22 : FPGA - POWER, RESET CTRL, McBSP
23 : FPGA - BOOT_MODE & SMART REFLEX
24 : DSP - POWER 1
25 : DSP - POWER 2
26 : SMART REFLEX & CORE VOLT
27 : POWER SUPPLY 1
28 : POWER SUPPLY 2
29 : REVISION HISTORY


Project TMDSEVM6657		Designed for TI by elfnochips	
Title TABLE OF CONTENTS		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 2 of 29	



BLOCK DIAGRAM



Project TMDSEVM6657		Designed for TI by elfnchips	
Title BLOCK DIAGRAM		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 3 of 29	

PLACEMENT





Project TMDSEVM6657		Designed for TI by elinfochips	
Title PLACEMENT		 TEXAS INSTRUMENTS  elinfochips The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 4 of 29	



POWER CONSUMPTION

Components Part No.	Description	Quantity Per Board	Current Consumed by corresponding device on power supply (mA)											Total Power (mW)
			0.75V	1.00V	1.00V	1.20V	1.50V	1.80V	1.80V	2.50V	3.30V	3.30V	5.00V	
TMS320C6657	CPU	1		CVDD	CVDD1		350.00	AUX	VCC		AUX	AMC		4115.00
XC3S200AN-4FTG256C	FPGA	1		2500.00	1000.00	125.00		200.00			24.00			589.20
MT41J128M16HA-125	DDR3 SDRAM	2	50.00				525.00							1650.00
MT41J128M16HA-125	DDR3 ECC	0	50.00				525.00							0.00
NAND512R3A2SZA6E	NAND Flash (64MB)	1							15.00					27.00
AT25128B	SPI EEPROM	1									10.00			33.00
FT2232H	USB to JTAG convertor	1							70.00		210.00			819.00
88E1112	Ethernet	1				320.00				338.00				1229.00
MSP430	MMC	1										48.00		158.40
CDCE62005	Clock Generator	1									500.00			1650.00
XDS560v2	XDS560v2 Mezzanine	1									300.00		600.00	3990.00
	Misc	1						100.00			300.00			1170.00
Total Current on individual power supply (mA)			100.00	2500.00	1000.00	445.00	1400.00	300.00	135.00	338.00	1344.00	48.00	600.00	
5% margin added over design (mA)			105.00	2625.00	1050.00	467.25	1470.00	315.00	141.75	354.90	1411.20	50.40	630.00	
Power Consumption in (mW)			78.75	2625.00	1050.00	560.70	2205.00	567.00	255.15	887.25	4656.96	166.32	3150.00	16202.13

Vin		
3.3V	TPS73701 -- 3.3V Aux to 2.5V regulation	372.65 mA
3.3V	TPS73701 -- 3.3V Aux to 1.8V Aux regulation	330.75 mA
3.3V	TPS73701 -- 3.3V Aux to 1.8VCC regulation	148.84 mA
3.3V	TPS73701 -- 3.3V Aux to 1.2V regulation	490.61 mA
1.5V	TPS51200 -- 1.5V to 0.75V regulation	110.25 mA
12.0V	UCD7242 -- 12V to 1V CVDD regulation	243.06 mA
12.0V	UCD7242 -- 12V to CVDD1 regulation	97.22 mA
12.0V	TPS54620 -- 12V to 1.5V regulation	219.48 mA
12.0V	TPS54620 -- 12V to 3.3V AUX regulation	946.70 mA
12.0V	TPS54231 -- 12V to 5V regulation	328.13 mA
	Total Current @12V	1.83A
	Total Current @3.3V AMC	0.05A
	Total Power Consumption	22.18W



Project TMDSEVM6657		Designed for TI by elinfochips	
Title POWER CONSUMPTION		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 5 of 29	

POWER SEQUENCE






C6657 Design :

- 1) CVDD1 should ramp at the same time or shortly following CVDD. Although simultaneous ramping is permitted, CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage.
- 2) DVD15 supply is ramped up following DVDD18. Although ramping DVDD18 and DVDD15 simultaneously is permitted, DVDD15 must never exceed DVDD18.
- 3) There is no specific power-up nor power-down sequence defined for FPGA.
- 4) FPGA is first to come up and it generates ENABLE signal for all power supplies using PGOOD signals.


Project TMDSEVM6657		Designed for TI by elnfochips	
Title POWER SEQUENCE		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 6 of 29	


POWER DISTRIBUTION




Project TMDSEVM6657		Designed for TI by elnfochips	
Title POWER DISTRIBUTION		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 7 of 29	



CLOCK DIAGRAM




Project TMDSEVM6657		Designed for TI by elfnochips	
Title CLOCK DIAGRAM			
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 8 of 29	



FPGA INTERFACE CONTROL DIAGRAM



Project TMDSEVM6657		Designed for TI by elfinfochips	
Title CLOCK DIAGRAM		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 9 of 29	


MANAGEMENT MAP






Project TMDSEVM6657		Designed for TI by elinfochips	
Title MANAGEMENT MAP		 TEXAS INSTRUMENTS  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 10 of 29	



AMC CONNECTOR

FAN CONNECTOR





Front Panel and ESD Strip




Project TMDSEVM6657		Designed for TI by elfin chips	
Title AMC CONNECTOR		  The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 11 of 29	

MMC INTERFACE


MSP430 Power




SpyBiWire




IPASS+HD for HyperLink




DEBUG HEADER




Project TMDSEVM6657		Designed for TI by elfin chips	
Title MMC, HYPERLINK & 80 CONN			
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 12 of 29	

SRIO




Place ALL SERDES DC-blocking caps on top layer adjacent to the DSP's RX pins so that there are no additional vias

SGMII




VOLTAGE LEVEL TRANSLATOR




PCIE




McBSP






HYPERLINK



The HyperLink routes must have a max of 2 vias and no via stubs (Outer layer routing recommended)


Project TMDSEVM6657		Designed for TI by elfnchips	
Title DSP SERDES PORTS			
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 13 of 29	

DDR3 INTERFACE





DDR3 Slew-Rate Setting (DDRSLRATE[1:0]):

- 00 Fastest
- 10 Fast
- 01 Slow
- 11 Slowest





Place these resistors at the end of the trace.




Project TMDSEVM6657		Designed for TI by elnfochips	
Title DSP DDR3		 The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 14 of 29	


DDR3 MEMORY INTERFACE



DDR3 ECC INTERFACE




- Data bits can be swapped within the byte lane to ease routing.
- Address/Command/Control/Clock routing must be Fly-By in byte order ECC, 0, 1, 2, 3.

Project TMDSEVM6657		Designed for TI by elnfochips	
Title DDR3 & ECC			
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 15 of 29	


C6657 - EMIF




NAND FLASH




C6657 - JTAG & EMU




TI-60 Header




Project TMDSEVM6657		Designed for TI by elnfochips	
Title DSP EMIF & JTAG		 The Solutions People	
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 16 of 29	


I2C, TIMER[1:0], SPI




GPIO




Reset Control




Reserved




32Mb SPI NOR Flash





1Mb I2C EEPROM




UART to RS232





Project TMDSEVM6657		Designed for TI by eInfochips	
Title DSP MISC		  The Solutions People	
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 17 of 29	

DSP CLOCK





PCI CLOCK MUX




SEL	I/p PAIR SE
LOW	IN2/IN2#
HIGH	IN1/IN1#


SMART REFLEX





Reserved for future use
Not supported at this time


Project TMDSEVM6657		Designed for TI by elfinfochips	
Title DSP-CLOCK & SMART REFLEX			
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 18 of 29	


These caps should be located near CDCE62005(CLK2)




Project TMDSEVM6657		Designed for TI by elnfochips	
Title CLOCK GENRATION		  The Solutions People	
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 19 of 29	

USB, JTAG



Project		Designed for TI by elfnchips	
TMDSEVM6657			
Title			
USB-JTAG		The Solutions People	
Size	Document Number	Rev	
C	16_00132_02	2.0	
Date: Thursday, July 26, 2012		Sheet 20 of 29	

ETHERNET PHY




Pin to Configuration Bit Mapping

PIN	BIT[1]	BIT[0]
CONFIG0	PHYADR[1]	PHYADR[0]
CONFIG1	PHYADR[3]	PHYADR[2]
CONFIG2	SGMII_CLK	PHYADR[4]
CONFIG3	SEL_TWSI	SEL_VTT
CONFIG4	EEPROM[1]	EEPROM[0]
CONFIG5	MODE[1]	MODE[0]

PIN	VALUE
VDD0	11
STATUS[0]	10
STATUS[1]	01
VSS	00


POL_RST	RESET=0	RESET=1
0	Reset	Normal
1 or Floating	Normal	Reset

PIN	VALUE	CONNECTION	INTERPRETATION
CONFIG0	00	VSS	PHY Address[1:0] is 00
CONFIG1	10	STATUS[0]	PHY Address[3:2] is 10
CONFIG2	01	STATUS[1]	SGMII_CLK not supplied; PHY Address[4] is 1
CONFIG3	00	VSS	MDC/MDIO mode; S_VTT & F_VTT int supplied
CONFIG4	01	STATUS[1]	Start reading from address 0
CONFIG5	10	STATUS[0]	SGMII MAC Int to Auto Media select (Cu/SGMII)





ETHERNET JACK

LED (Colour)	Link	No Link
LOS (Orange/Green)	ON	OFF





LED (Colour)	1Gbps		100Mbps		10Mbps	
	Activity	No Activity	Activity	No Activity	Activity	No Activity
Status 0 (Green)	BLINK	SOLID ON	BLINK	SOLID ON	OFF	OFF
Status 1 (Orange)	OFF	OFF	BLINK	SOLID ON	BLINK	SOLID ON



Project	TMDSEVM6657	Designed for TI by elnfochips
Title	GIGABIT ETHERNET	TEXAS INSTRUMENTS elnfochips The Solutions People
Size C	Document Number 16_00132_02	Rev 2.0
Date: Thursday, July 26, 2012	Sheet 21 of 29	




FPGA - POWER & RST CTRL, McBSP

Reserved for future use




PUDC (User I/O Pull-Up Control)
If its value during configuration is:
0: enable PUs in all I/O pins to resp VCCO
1: No pull-ups

FPGA - POWER, JTAG




Project		Designed for TI by Inforchips	
Title		TEXAS INSTRUMENTS Inforchips The Solutions People	
FPGA-POWER,RESET,McBSP			
Size	Document Number	Rev	
C	16_00132_02	2.0	
Date: Thursday, July 26, 2012		Sheet 22 of 29	

FPGA, BOOT MODE & SMART REFLEX



BOOT STRAP CONFIGURATION



Boot Configuration

DIP Switch	DSP	BM_GPIO	Primary Function
BM_GPIO0	GPIO0	ENDIANESS	0 - Big Endian 1 - Little Endian
BM_GPIO[4:1]	GPIO[4:1]	BOOTMODE[3:0]	Boot Device
BM_GPIO[10:5]	GPIO[10:5]	BOOTMODE[9:4]	Boot Device Config
BM_GPIO[13:11]	GPIO[13:11]	BOOTMODE[12:10]	PLL Multiplier/12C
BM_GPIO[15:14]	GPIO[15:14]	PCISSMODE[1:0]	Endpt/RootComplex

Boot Device

BM_GPIO [4:1]	Boot Device	BM_GPIO [4:1]	Boot Device
0 0 0 0	Sleep/EMIF16	X 1 0 1	I2C Master
0 0 0 1	SRIO	0 1 0 1	I2C Slave
X 0 1 0	Ethernet	X 1 1 0	SPI
0 0 1 1	NAND	0 1 1 1	Hyperlink
0 1 0 0	PCIE	1 0 0 0	UART

Note: GPIO[10:5] bit definitions depend on the boot mode.

Boot PLL Settings



BM_GPIO [13:11]	Input Clock (in MHz)	BM_GPIO [13:11]	Input Clock (in MHz)
0 0 0	50.00	1 0 0	156.25
0 0 1	66.67	1 0 1	250.00
0 1 0	80.00	1 1 0	312.50
0 1 1	100.00	1 1 1	122.88



PCIe Mode Selection PCIESSMODE[1:0]

BM_GPIO [15:14]	PCIe Mode
0 0	End-point mode
0 1	Legacy End-point mode (support for legacy INTx)
1 0	Root complex mode
1 1	Reserved


PCIESSEN

BM_GPIO16	PCIe Status
0	PCIe module disabled
1	PCIe module enabled




Project TMDSEVM6657		Designed for TI by elnfochips	
Title FPGA & BM & SMART REFLEX		  The Solutions People	
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 23 of 29	


1.8V




1.0V





GROUND




1.0V & 1.5V for SERDES




Project		Designed for TI by elfin chips	
TMDSEVM6657			
Title		 TEXAS INSTRUMENTS  The Solutions People	
DSP POWER 2			
Size	Document Number		Rev
C	16_00132_02		2.0
Date: Thursday, July 26, 2012		Sheet 25 of 29	

SMART REFLEX




Place next to
UCD9222




Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails

Series resistors on EA nets to be placed at the load for proper voltage feedback.



Provide min 25 thermal vias for IC

- C444 and C372 should be mounted adjacent to UCD9222 and connected without a via
- Components related to Isense pins should be located adjacent to UCD9222 with tightly coupled gnds.



Resistor Calculation for Isense

$$V_{mon} = 12 \times 1.5 / (1.5 + 10.2) = 1.53V$$


$$R_{mon1} = 1.53 \cdot 1000 / (2.7 \cdot 20) \text{ K} = 28.49 \text{ K}$$

$$R_{mon2} = 1.53 \cdot 1000 / (1.1 \cdot 20) \text{ K} = 69.93 \text{ K}$$

PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--

CVDD/CVDD1



$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \frac{D}{f_s}$$

Inductor Calculation for CVDD


$$L = (12.5 - 1) / (2.7) * (1/12.5) / 750K$$
$$= 0.46 \mu H$$

Inductor Calculation for CVDD1



$$L = (12.5 - 1) / (1.1) * (1/12.5) / 750K$$
$$= 1.11 \mu H$$

Vin = 11.5V to 12.5V
Fsw = 750kHz


Ref Ind for CVDD = 1.2uH
Ref Ind for VCC1V0 = 2.3uH




- Vin cap, Pgcd connection and Vout bulk caps must all be connected by a continuous copper pour on outer layer where UCD7242 is mounted.
- If these connections are broken into islands, inductance of vias will degrade the performance of power stage resulting in increased ripple

Project TMDSEVM6657		Designed for TI by elnfochips	
Title UCD9222RGZR		  The Solutions People	
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 26 of 29	

VCC12



12V to 3.3_AUX Generation



$$R_{rt}(k\Omega) = 48000 \cdot F_{sw}(kHz)^{-0.997} - 2$$
$$R_{rt} = 48000 \times 900^{(-0.997)} - 2$$
$$= 53.6K$$


Ref Ind = 2.2uH
Ref Cap = 32uF

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \cdot K_{ind}} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}}$$

$$C_o > \frac{2 \cdot \Delta I_{out}}{f_{sw} \cdot \Delta V_{out}}$$

$$\begin{aligned} L_{\min} &= ((12.5 - 3.3) / (3 * 0.3) * (3.3 / (12.5 * 900\text{kHz})) \\ &= 2.96\mu\text{H} \\ C_{o_min} &= (2*1) / (900\text{kHz}*0.0825) \\ &= 2.69\mu\text{F} \end{aligned}$$

12V to 5V Generation




$$L_{\text{MIN}} = \frac{V_{\text{OUT(MAX)}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times K_{\text{IND}} \times I_{\text{OUT}} \times F_{\text{SW}}}$$


$$C_{O_{\min}} = 1/(2 \times \pi \times R_O \times F_{CO_{\max}})$$

$$L_{min} = ((12.5 - 5) / (0.8 * 0.3)) * (5 / (12.5 * 570kHz))$$
$$= 21.87\mu H$$

$$C_{o_min} = 1 / (2 * 3.14 * (5/0.8) * 570kHz)$$
$$= 44.7nF$$



12V to 1.5V Generation




$$R_{rt}(k\Omega) = 48000 \cdot F_{sw} (kHz)^{-0.997} - 2$$
$$R_{rt} = 48000 \times 900^{(-0.997)} - 2$$
$$= 53.6K$$


$$L1 = \frac{V_{inmax} - V_{out}}{I_o \cdot \text{Kind}} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}}$$

$$\begin{aligned} L_{\min} &= ((12.5 - 1.5) / (2 * 0.3)) * (1.5 / (12.5 * 900 \text{kHz})) \\ &= 2.44 \mu\text{H} \\ C_{o_min} &= (2 * 1) / (900 \text{kHz} * 0.075) \\ &= 29.62 \mu\text{F} \end{aligned}$$


Ref Ind = 1.2uH
Ref Cap = 122uF

XDS560 v2 Mezzanine Power




Project TMDSEVM6657		Designed for TI1 by elfinfochips	
Title POWER SUPPLY 1			
Size C	Document Number 16_00132_02	Rev 2.0	
Date: Thursday, July 26, 2012		Sheet 27 of 29	


3.3V_AUX to 1.2V Generation




3.3V_AUX to 1.8V_AUX Generation




3.3V_AUX to 2.5V Generation




3.3V_AUX to 1.8V Generation




3.3V_AUX to 0.75V Generation



1.8V Supervisor Circuit





Project		Designed for TI by elfinchips	
TMDSEVM6657			
Title			
POWER SUPPLY 2			
Size C	Document Number		Rev
	16_00132_02		2.0
Date: Thursday, July 26, 2012		Sheet 28 of 29	

TMDSEVM6657 - REVISION HISTORY

PCB REV.	SCH. REV.	CHANGE DESCRIPTION	DATE	AUTHOR
1.0	0.6	- CLK3 removed - Series Termination removed from GPIO0 to GPIO13 lines	3-FEB-2012	eInfochips
	1.1	- D9 and D10 part changed with one with higher current capacity. - R134 changed to 1K from 4.7K - NU resistors R433 and R434 changed to 10K and 1.2K resp. They are to be mounted. - R12 and R17 replaced by 100nF caps C1225 and C1226 - R70 and R71 mounting status changed from NU to populated. - U6 (DDR3 ECC chip) made NU. - DDR3 Clock frequency from Clock Gen changed to 50 MHz (software change only).	20-MAR-2012	eInfochips
2.0	0.1	- Clock buffer U1132 removed. 2 OR gates (U268, U269) and the corresponding circuitry to buffer EMU_TCK added. - 4 Test Points for Gnd added. - ETH_SCK net renamed to ETH_SDA - SIGDETunconnected with LOS; its directly pulled high. R145 and R146 removed - SYSPG_D1 LED changed to Yellow colour from Green	02-APR-2012	eInfochips
	0.2	- 10 nF capacitors (C457 and C460) added on VCC12 input rail of U34. - Capacitors on CVDD rail optimized from two 220uF, two 100uF and four 47uF to two 100uF and two 47uF. - Capacitors on VCC1V0 rail optimized from one 220uF, three 47uF and one 10uF to two 47uF and one 10uF. - An additional 22uF cap (C549) added on VCC12 input for U29. C426 changed from 10nF to 100nF. - R183 changed to 1K from 4.7K. - SIGDET connected to VCC2V5 using R146. - R1273 changed to 4.7K from 10K.	02-MAY-2012	eInfochips
	0.3	- L15 and L16 changed to 2.3uH and 1.2uH respectively - R251 and R373 changed to 22.1K - C549 moved before B158 on 12V plane - C2325 changed from 100nF to 10uF - R2203 made NU and R2226 to be mounted	07-MAY-2012	eInfochips
	0.4	- NOR Flash density label corrected to 32 Mb from 16MB.	20-JUL-2012	eInfochips
	0.5	- DISCLAIMER Changed	26-JUL-2012	eInfochips


Dummy Components




AMC Hole




Mounting Holes



On Board Fiducials



Project TMDSEVM6657		Designed for TI by eInfochips	
Title REVISION HISTORY		 The Solutions People	
Size C	Document Number 16_00132_02		Rev 2.0
Date: Thursday, July 26, 2012		Sheet 29 of 29	