

																	Version 1.1
number (/O Module Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
DL3			GXB_TX15n GXB_TX15p					B32 B31									
QL3 QL3			GXB RX15n					C34									
QL3 QL3			GXB_RX15p GXB_TX14n					C33 D32	-								
QL3			GXB_TX14p					D31									
QL3 QL3			GXB_RX14n GXB_RX14p					E34 E33									
QL3			REFCLK7n					L30									+
QL3			REFCLK7p					L29									
QL3 QL3			REFCLK3n REFCLK3p					N30 N29									-
QL3			GXB_TX13n					F32									
DL3 DL3			GXB_TX13p GXB_RX13n					F31 G34									
2L3			GXB_RX13p					G33									
DL3			GXB_TX12n GXB_TX12p					H32 H31									
			GXB RX12n					J34									-
QL3 QL3			GXB_RX12p					J33									
QL2 QL2			GXB_TX11n GXB_TX11p					K32 K31	C23 D23								-
QL2			GXB_RX11n					L34	A24								
QL2 QL2			GXB_RX11p GXB_TX10n					L33 M32	B24 A26								
DL2			GXB_TX10p					M31	B26								+
DL2 DL2			GXB RX10n					N34	C28								
QL2 QL2		1	GXB_RX10p REFCLK6n	+	-	+	+	N33 R30	C27 D26				+			+	+
DL2			REFCLK6p					R29	D25								
DL2 DL2		-	REFCLK2p	+	-	1		U30 U29	E28 E27								+
QL2		<u> </u>	GXB_TX9n	1		<u> </u>	<u> </u>	P32	F26		<u> </u>	<u> </u>	<u> </u>			<u> </u>	
DL2		1	GXB_TX9p GXB_RX9n	1	1	1		P31 R34	F25								4
DL2 DL2			GXB_RX9n GXB_RX9p					R34	G28 G27								
QL2 QL2			GXB_RX9p GXB_TX8n					R33 T32	G27 H26								
QL2 QL2			GXB_TX8p GXB_RX8n					U34	H25 J28								-
DL2			GXB RX8p					U33	J27								
QL1 QL1			GXB_TX7n GXB_TX7p					V32 V31	K26 K25								
QL1			GXB RX7n					W34	L28								+
QL1 QL1			GXB_RX7p GXB_TX6n					W33 Y32	L27 M26								
QL1			GXB_TX6p					Y31	M25								
QL1			GXB_RX6n					AA34	N28								
QL1 QL1			GXB_RX6p REFCLK5n					AA33 W30	N27 P26								
QL1			REFCLK5p					W29	P25								
QL1 QL1			REFCLK1n					AA30	R28 R27								
QL1			REFCLK1p GXB_TX5n					AA29 AB32	T26								
QL1 QL1			GXB_TX5p GXB_RX5n					AB31 AC34	T25 U28								
QL1			GXB_RX5p					AC33	U27								
QL1			GXB_TX4n					AD32	V26								
QL1 QL1			GXB_TX4p GXB_RX4n					AD31 AE34	V25 W28								
QL1			GXB_RX4p					AE33	W27								
QL0			GXB_TX3n GXB_TX3p					AF32 AF31	Y26 Y25								
QLO			GXB_RX3n					AG34	AA28								
QL0 QL0			GXB_RX3p GXB_TX2n					AG33 AH32	AA27 AB26								
QL0			GXB_TX2p					AH31	AB25								
QL0			GXB_RX2n					AJ34	AC28 AC27								
2L0		1	GXB_RX2p REFCLK4n REFCLK4p	+	+	1	1	AJ33 AC30 AC29	AC27 AD26 AD25								1
QL0			REFCLK4p					AC29	AD25								
QLO		1	REFCLK0n REFCLK0p	1		1		AE30 AE29	AE28 AE27								
QL0			GXB TX1n					AK32	AH27								
2L0		-	GXB_TX1p GXB_RX1n	+	-	1		AK31 AL34	AG27 AH25								1
QL0			GXB_RX1p			<u> </u>	<u> </u>	AL33	AG25	<u> </u>					<u> </u>		t
2L0		1	GXB_TX0n GXB_TX0n	1	1	1		AM32 AM31	AF24 AF24								+
2L0		—	GXB RX0n	1		1	 	AN34	AH23								
QL0			GXB_RX0p		nCONFIG			AN33	AG23								
SC SC		1	nCONFIG CONF_DONE	+	CONF DONE	+	 	AC26 AE25	AA24 AA23				 			 	
зс			MSEL3		MSEL3			AB26	AB24								
3C			MSEL2 MSFI 1		MSEL2 MSEL1	1	1	AD24	Y24								1
3C			MSEL0	-	MSEL0	1	1	AC25 AC27	Y23 W24								1
3C			nSTATUS		nSTATUS			AD28	W23 AB22								
BC			nIO_PULLUP nCE	1	nIO_PULLUP nCE	1	 	AC28 AB25	AB22 AA22								
	BIO1	VREFB3BN0	Ю			DIFFIO_TX_B1n	DIFFIN_B1n*	AH26		DQ24B	DQ12B	DQ6B					
	BIO1 BIO1	VREFB3BN0 VREFB3BN0	10	+	-	DIFFIO_RX_B1n DIFFIO_TX_B1p	DIFFOUT_B1n DIFFIN B1o*	AG24 AG27	1	DQ24B DQ24B	DQ12B DQ12B	DQ6B DQ6B					1
3B E	3101	VREFB3BN0	10	1		DIFFIO RX B1n	DIFFOLIT Bin	AF25					<u> </u>		<u> </u>	<u> </u>	<u> </u>
R F	BIO1 BIO1	VREFB3BN0 VREFB3BN0	10			DIFFIO_TX_B2n DIFFIO_RX_B2n	DIFFIN_B2n*	AD22 AF27		DQSn24B DQ24B	DQ12B DQ12B	DQ6B DQ6B	-			-	4
3B E	BIO1 BIO1	VREFB3BN0 VREFB3BN0	10	+	-	DIFFIO_TX_B2p	DIFFIN_B2p*	AF27 AC22	+	DQ24B DQS24B	DQ12B DQ12B/CQn12B	DQ6B DQ6B	 			 	+
3B E	3101	VREFB3BN0	IO			DIFFIO_RX_B2p	DIFFOUT_B2p	AC22 AE28									
3B E	BIO1	VREFB3BN0 VREFB3BN0	10	1	-	DIFFIO_TX_B3n	DIFFIN_B3n*	AH29 AE27	+	DQSn23B DQ23B	DQSn12B/DQ12B DQ12B	DQ6B DQ6B					
3B E	3101	VREFB3BN0 VREFB3BN0	10	-		DIFFIO_RX_B3n DIFFIO_TX_B3p	DIFFIN_B3p*	AH28	+	DQ23B DQS23B	DQ12B DQS12B/CQ12B	DQ6B DQ6B					1
3B E	3101	VREFB3BN0	10			DIEEIO BX B30	DIEEOLIT B3o					noce					
3B E	BIO1 BIO1	VREFB3BN0 VREFB3BN0	10	+	_	DIFFIO_TX_B4n DIFFIO_RX_B4n	DIFFOUT_B4n	AF24 AG28	+	DQ23B DQ23B	DQ12B DQ12B	DQ6B DQ6B	 			 	+
3B E	BIO1	VREFB3BN0	Ю			DIFFIO_TX_B4p	DIFFIN_B4p*	AE24									
	3IO1 3IO2	VREFB3BN0 VREFB3BN0	10	1		DIFFIO_RX_B4p DIFFIO_TX_B5n	DIFFOUT_B4p	AF28 AJ29	1 -	DQ23B DQ22B	DQ12B DQ11B	DQ6B DQ6B					1
~ [J-04	***ELD9DIA0	,- <u>-</u>			Pii FIO_IA_B0fi	lou : u=_0011	MAKE		D-GETTD.	Del. ID	Decor.	1	1		1	1



2																	version i.i
						Dedicated Tx/Rx	Emulated LVDS Output Channel/										
Bank	I/O Module			Optional	Configuration	Channel with	Dedicated LVDS Input Channel with				DQS for X8/X9 for	DQS for X16/X18 for	DQS for X32/X36 for		DQS for X8/X9 for F780		DQS for X32/X36 for
number		VREFB3BN0	Pin Function	Function	Function	OCT Rd DIFFIO RX B5n	no OCT Rd (Note 2) DIFFOUT B5n	F1152 AJ27	F780	DQS for X4 for F1152	F1152 (Note 3) DQ11B	F1152 (Note 3) DQ6B	F1152 (Note 3)	DQS for X4 for F780	(Note 3)	F780 (Note 3)	F780 (Note 3)
3B 3B	BIO2	VREFB3BN0	10			DIFFIO_TX_B5p DIFFIO_RX_B5p	DIFFOUT_BSp* DIFFOUT_BSp	AJ28 AH27		DQ22B DQ22B	DQ11B	DQ6B					
3B		VREFB3BN0 VREFB3BN0	10			DIFFIO_RX_B5p DIFFIO_TX_B6n	DIFFOUT_B5p DIFFIN B6n*	AH27 AF23		DQSn22B	DQ11B	DQ6B					
3B		VREFB3BN0 VREFB3BN0	10				DIFFOUT_B6n	AL28		DQ22B	DQ11B	DQ6B					
3B	BIO2	VREFB3BN0	10					AE23		DQS22B	DQ11B/CQn11B	DQ6B/CQn6B					
		VREFB3BN0 VREFB3BN0	10			DIFFIO_RX_B6p DIFFIO_TX_B7n	DIFFOUT_B6p DIFFIN_B7n*	AK28 AK30		DQSn21B	DQSn11B/DQ11B	DQSn6B/DQ6B					
3B	BIO2	VREFB3BN0	10			DIFFIO_RX_B7n	DIFFOUT_B7n	AK27		DQ21B	DQ11B	DQ6B					
		VREFB3BN0 VREFB3BN0	10					AJ30		DQS21B	DQS11B/CQ11B	DQS6B/CQ6B					
	BIO2	VREFB3BN0	10			DIFFIO_TX_B8n	DIFFIN_B8n*	AJ26 AE21		DQ21B	DQ11B	DQ6B					
3B		VREFB3BN0 VREFB3BN0	10				DIFFOUT_B8n DIFFIN_B8p*	AH30		DQ21B	DQ11B	DQ6B					
3B		VREFB3BN0	10					AD21 AG30		DQ21B	DQ11B	DQ6B					
3A		VREFB3AN0	10	PLL4_CLKOUT1n				AH25	U24								
3A		VREFB3AN0 VREFB3AN0	10	RDN0 PLL4_CLKOUT1p				AL27 AH24	AB19 V24								
3A		VREFB3AN0	10	RUP0				AL26	AC19								
3A		VREFB3AN0 VREFB3AN0	10			DIFFIO_TX_B9n DIFFIO_RX_B9n		AM29 AM28		DQ20B DQ20B	DQ10B DQ10B	DQ5B DQ5B	DQ2B DQ2B				
		VREFB3AN0 VREFB3AN0	10					AL29		DQ20B DQ20B	DQ10B	DQ5B	DQ2B DQ2B				
3A	BIO3	VREFB3AN0	10			DIFFIO_RX_B9p	DIFFOUT_B9p	AM27									
		VREFB3AN0 VREFB3AN0	10			DIFFIO_TX_B10n DIFFIO_RX_B10n		AJ25 AN28		DQSn20B DQ20B	DQ10B DQ10B	DQ5B DQ5B	DQ2B DQ2B				
3A	BIO3	VREFB3AN0	10			DIFFIO_TX_B10p	DIFFIN_B10p*	AJ24		DQS20B	DQ10B/CQn10B	DQ5B	DQ2B				
3A 3A	BIO3 BIO3	VREFB3AN0 VREFB3AN0	10	.		DIFFIO_RX_B10p DIFFIO_TX_B11n	DIFFOUT_B10p	AN27 AM26	\vdash	DQSn19B	DQSn10B/DQ10B	DOSB	DO2B				1
	BIO3	VREFB3AN0	10	†	1	DIFFIO_RX_B11n	DIFFOUT_B11n	AK22	 	DQ19B	DQ10B	DQ5B	DQ2B				
		VREFB3AN0	10			DIFFIO_TX_B11p	DIFFIN_B11p*	AM25		DQS19B	DQS10B/CQ10B	DQ5B	DQ2B				
	BIO3 BIO3	VREFB3AN0 VREFB3AN0	10	1	1	DIFFIO_RX_B11p DIFFIO_TX_B12n	DIFFIN B12n*	AJ22 AG21	!	DQ19B	DQ10B	DQ5B	DQ2B		 		
3A	BIO3	VREFB3AN0	10			DIFFIO RX B12n	DIFFOUT B12n	AP29		DQ19B	DQ10B	DQ5B	DQ2B				
	BIO3 BIO3	VREFB3AN0 VREFR3AN0	10			DIFFIO_TX_B12p	DIFFIN_B12p*	AF20 AP28	1	DQ19B	DQ10B	DOSB	DQ2B				
3A	BIO4	VREFB3AN0	10			DIFFIO_RX_B12p DIFFIO_TX_B13n	DIFFIN B13n*	AM24	AD21	DQ18B	DQ9B	DQ5B	DQ2B DQ2B DQ2B	DQ14B	DQ7B		
3A	BIO4	VREFB3AN0 VREFB3AN0	10			DIFFIO_RX_B13n	DIFFOUT_B13n	AM23	AC17 AC21	DQ18B DQ18B	DQ9B DQ9B	DQ5B DQ5B		DQ14B DQ14B	DQ7B DQ7B		
		VREFB3AN0 VREFB3AN0	10		INIT_DONE	DIFFIO_TX_B13p DIFFIO_RX_B13p	DIFFIN_B13p*		AC21 AB17	DQ18B	DQ9B	DQ5B	DQ2B	DQ14B	DQ7B		
3A	BIO4	VREFB3AN0	10			DIFFIO_TX_B14n	DIFFIN_B14n*	AH21	Y22	DQSn18B	DQ9B	DQ5B	DQ2B	DQSn14B	DQ7B		
		VREFB3AN0	10			DIFFIO_RX_B14n			AC16	DQ18B	DQ9B	DQ5B	DQ2B	DQ14B	DQ7B		
3A		VREFB3AN0 VREFB3AN0	10		nCEO	DIFFIO_TX_B14p DIFFIO_RX_B14p	DIFFOUT B14p	AG22 AP26	W21 AB16	DQS18B	DQ9B/CQn9B	DQ5B/CQn5B	DQ2B	DQS14B	DQ7B/CQn7B		
3A	RIO4	VREFB3AN0	10			DIFFIO_TX_B15n DIFFIO_RX_B15n	DIFFIN_B15n*	AP24	AD23	DQSn17B	DQSn9B/DQ9B	DQSn5B/DQ5B	DQ2B	DQSn13B	DQSn7B/DQ7B		
3A 3A	BIO4 BIO4	VREFB3AN0 VREFB3AN0	10			DIFFIO_RX_B15n DIFFIO_TX_B15p	DIFFOUT_B15n		AD18 AD22	DQ17B DQS17B	DQ9B DQS9B/CQ9B	DQ5B DQS5B/CQ5B	DQ2B DQ2B	DQ13B DQS13B	DQ7B DQS7B/CQ7B		
		VREFB3AN0	10			DIFFIO_RX_B15p	DIFFOUT_B15p	AN25	AC18								
3A	BIO4 BIO4	VREFB3AN0	10			DIFFIO_TX_B16n	DIFFIN_B16n*	AE19 AJ23	Y20 AC23	DQ17B	DQ9B DQ9B	DQ5B DQ5B	DQ2B	DQ13B	DQ7B DQ7B		
		VREFB3AN0 VREFB3AN0	10			DIFFIO_RX_B160			AC23 Y19	DQ17B	DQ9B	DQ5B	DQ2B	DQ13B	DQ/B		
3A	BIO4	VREFB3AN0	10			DIFFIO_RX_B16p	DIFFOUT_B16p	AH23	AC22	DQ17B	DQ9B	DQ5B	DQ2B	DQ13B	DQ7B		
3A		VREFB3AN0 VREFB3AN0	10			DIFFIO_TX_B17n DIFFIO_RX_B17n		AL25 AM22	AD24 AE22	DQ16B DQ16B	DQ8B DQ8B	DQ4B DQ4B	DQ2B DQ2B	DQ12B DQ12B	DQ6B DQ6B	DQ3B DQ3B	
3A	BIO5	VREFB3AN0	10			DIFFIO_TX_B17p	DIFFIN_B17p*		AC24	DQ16B	DQ8B	DQ4B	DQ2B	DQ12B	DQ6B	DQ3B	
	BIO5	VREFB3AN0	10			DIFFIO_RX_B17p	DIFFOUT_B17p	AL22	AE21	DQSn16B	DQ8B	DQ4B	DQ2B	DQSn12B			
		VREFB3AN0 VREFB3AN0	10			DIFFIO_TX_B18n DIFFIO_RX_B18n	DIFFIN_B18n*		V23 AF20	DQ16B	DQ8B DQ8B	DQ4B DQ4B	DQ2B DQ2B	DQSn12B DQ12B	DQ6B DQ6B	DQ3B DQ3B	-
3A	BIO5	VREFB3AN0	10			DIFFIO_TX_B18p	DIFFIN_B18p*	AH20	V22	DQS16B	DQ8B/CQn8B	DQ4B	DQ2B/CQn2B	DQS12B	DQ6B/CQn6B	DQ3B	
		VREFB3AN0 VREFB3AN0	10			DIFFIO_RX_B18p DIFFIO_TX_B19n	DIFFOUT_B18p	AK21 AP22	AE20 AF18	DQSn15B	DQSn8B/DQ8B	DQ4B	DQSn2B/DQ2B	DQSn11B	DQSn6B/DQ6B	DQ3B	
3A	BIO5	VREFB3AN0 VREFB3AN0	10			DIFFIO RX B19n	DIFFOUT B19n	AP23	AF19	DQ15B	DQ8B	DQ4B	DQ2B	DQ11B	DQ6B	DQ3B	
		VREFB3AN0 VREFB3AN0	10			DIFFIO_TX_B19p	DIFFIN_B19p*	AP21 AN22	AE18 AE19	DQS15B	DQS8B/CQ8B	DQ4B	DQS2B/CQ2B	DQS11B	DQS6B/CQ6B	DQ3B	
3A		VREFB3AN0	10			DIFFIO_RX_B19p DIFFIO_TX_B20n	DIFFIN B20n*		AE 19 AA 16	DQ15B	DQ8B	DQ4B	DQ2B	DQ11B	DQ6B	DQ3B	
		VREFB3AN0	10			DIFFIO_RX_B20n	DIFFOUT_B20n	AL20	AF17	DQ15B	DQ8B	DQ4B	DQ2B	DQ11B	DQ6B	DQ3B	
3A		VREFB3AN0 VREFB3AN0	10			DIFFIO_TX_B20p DIFFIO_RX_B20p	DIFFIN_B20p*		Y16 AF17	DQ15B	DQ8B	DO4B	DQ2B	DQ11B	DQ6B	DQ3B	
3A	RIO6	VREFB3AN0	10			DIFFIO TY B21n	DIFFIN B21n*	AN21	AD15	DQ14B	DO7B	DQ4B	DO2B	DO10B	DQ5B	DO3B	
3A	BIO6 BIO6	VREFB3AN0 VREFB3AN0	10		1	DIFFIO_TX_B21n DIFFIO_TX_B21p	DIFFOUT_B21n	AP20 AM21	AF16 AC15	DQ14B DQ14B	DQ7B DQ7B	DQ4B DQ4B	DQ2B DQ2B	DQ10B DQ10B	DQ5B DQ5B	DQ3B DQ3B	
3A	BIO6	VREFB3AN0	10	1		DIFFIO_RX_B21p	DIFFOUT_B21p	AP19	AE16								
3A	BIO6	VREFB3AN0	10			DIFFIO_TX_B22n	DIFFIN_B22n*	AF18	AA19	DQSn14B	DQ7B	DQ4B	DQ2B	DQSn10B	DQ5B	DQ3B	
		VREFB3AN0 VREFB3AN0	10	1	1	DIFFIO_RX_B22n DIFFIO_TX_B22p	DIFFIN B22o*	AE18	AH19 Y18	DQ14B DQS14B	DQ7B DQ7B/CQn7B	DQ4B DQ4B/CQn4B	DQ2B DQ2B	DQ10B DQS10B	DQ5B DQ5B/CQn5B	DQ3B DQ3B/CQn3B	1
3A	BIO6	VREFB3AN0	10			DIFFIO_RX_B22p	DIFFOUT_B22p	AM19	AG19								
		VREFB3AN0 VREFB3AN0	10	 		DIFFIO_TX_B23n DIFFIO_RX_B23n	DIFFIN_B23n*		AH17 AH18	DQSn13B DQ13B	DQSn7B/DQ7B DQ7B	DQSn4B/DQ4B DQ4B	DQ2B DQ2B	DQSn9B DQ9B	DQSn5B/DQ5B DQ5B	DQSn3B/DQ3B DQ3B	
3A	BIO6	VREFB3AN0	10	1		DIFFIO_TX_B23p	DIFFIN_B23p*	AL18	AH16	DQS13B	DQS7B/CQ7B	DQS4B/CQ4B	DQ2B	DQS9B	DQS5B/CQ5B	DQS3B/CQ3B	
3A		VREFB3AN0 VREFB3AN0	10	.	1	DIFFIO_RX_B23p DIFFIO_TX_B24n	DIFFOUT_B23p		AG18 AB15	DQ13B	DQ7B	DQ4B	DQ2B	DQ9B	DQ5B	DQ3B	
3A		VREFB3AN0 VREFB3AN0	10	1		DIFFIO_TX_B24n DIFFIO_RX_B24n	DIFFOUT_B24n	AH19 AK18	AB15 AH15	DQ13B DQ13B	DQ7B DQ7B	DQ4B DQ4B	DQ2B DQ2B	DQ9B DQ9B		DQ3B DQ3B	
3A	BIO6	VREFB3AN0	10			DIFFIO_TX_B24p	DIFFIN_B24p*	AG18	AA15								
3A	BIO6	VREFB3AN0 VREFB3AN0	IO CI K4	DIFFCLK On		DIFFIO_RX_B24p	DIFFOUT_B24p	AJ18 AK19	AG15 AF15	DQ13B	DQ7B	DQ4B	DQ2B	DQ9B	DQ5B	DQ3B	1
4A			CLK5	DIFFCLK_In		1		AP17	AF14	 			 		 		
3A		VREFB3AN0 VRFFR4AN0	CLK6 CLK7	DIFFCLK_0p DIFFCLK_1p	1	1	-	AJ19 AP16	AE15 AF14		1	1	-		-		
4A	BIO7	VREFB4AN0	10	DIFFULK_1p	1	DIFFIO_TX_B25n	DIFFIN B25n*	AH18	AE14 AH14	DQ12B	DQ6B	DQ3B	DQ1B	DQ8B	DQ4B	DQ2B	DQ1B
	BIO7	VREFB4AN0	IO			DIFFIO_RX_B25n	DIFFOUT_B25n	AP15	AH12	DQ12B	DQ6B	DQ3B	DQ1B	DQ8B	DQ4B	DQ2B	DQ1B
		VREFB4AN0 VREFB4AN0	10			DIFFIO_TX_B25p DIFFIO_RX_B25p			AH13 AG12	DQ12B	DQ6B	DQ3B	DQ1B	DQ8B	DQ4B	DQ2B	DQ1B
4A	BIO7	VREFB4AN0	10			DIFFIO_TX_B26n	DIFFIN_B26n*	AF17	Y14	DQSn12B	DQ6B	DQ3B	DQ1B	DQSn8B	DQ4B	DQ2B	DQ1B
4A	BIO7	VREFB4AN0	10		1	DIFFIO_RX_B26n	DIFFOUT_B26n		AH11	DQ12B	DQ6B	DQ3B	DQ1B	DQ8B	DQ4B	DQ2B	DQ1B
4A 4A	BIO7 BIO7	VREFB4AN0 VREFB4AN0	10	1	1	DIFFIO_TX_B26p DIFFIO_RX_B26p	DIFFOUT_B26p	AE17 AP13	Y13 AH10	DQS12B	DQ6B/CQn6B	DQ3B/CQn3B	DQ1B	DQS8B	DQ4B/CQn4B	DQ2B/CQn2B	DQ1B
		VREFB4AN0	10			DIFFIO_TX_B27n	DIFFIN_B27n*		AH8	DQSn11B	DQSn6B/DQ6B	DQSn3B/DQ3B	DQ1B	DQSn7B	DQSn4B/DQ4B	DQSn2B/DQ2B	DQ1B
	BIO7 BIO7	VREFB4AN0 VREFB4AN0	10	 		DIFFIO_RX_B27n DIFFIO_TX_B27p	DIFFOUT_B27n	AN15 AM16	AH9 AH7	DQ11B DQS11B	DQ6B DQS6B/CQ6B	DQ3B DQS3B/CQ3B	DQ1B DQ1B	DQ7B DQS7B	DQ4B DQS4B/CQ4B	DQ2B DQS2B/CQ2B	DQ1B DQ1B
4A	BIO7	VREFB4AN0	IO	<u> </u>	<u> </u>	DIFFIO_RX_B27p	DIFFOUT_B27p	AM15	AG9								
4A	BIO7	VREFB4AN0	10	.	1	DIFFIO_TX_B28n	DIFFIN_B28n*		AC14	DQ11B	DQ6B	DQ3B	DQ1B	DQ7B	DQ4B	DQ2B	DQ1B
		VREFB4AN0 VREFB4AN0	10	1	1	DIFFIO_RX_B28n DIFFIO_TX_B28n	DIFFIN B280*	AN13 AC17	AH6 AB14	DQ11B	DQ6B	DQ3B	DQ1B	DQ7B	DQ4B	DQ2B	DQ1B
4A	BIO7	VREFB4AN0	IO			DIFFIO_TX_B28p DIFFIO_RX_B28p	DIFFOUT_B28p	AM13	AG6	DQ11B	DQ6B	DQ3B	DQ1B	DQ7B	DQ4B	DQ2B	DQ1B
		VREFB4AN0 VREFB4AN0	10	<u> </u>	1	DIFFIO_TX_B29n DIFFIO_RX_B29n		AL16 AP12	AH5 AF13	DQ10B DQ10B	DQ5B DQ5B	DQ3B DQ3B	DQ1B DQ1B	DQ6B DQ6B	DQ3B DQ3B	DQ2B DQ2B	DQ1B DQ1B
		VREFB4AN0	10			DIFFIO_TX_B29p			AH4	DQ10B	DQ5B	DQ3B	DQ1B	DQ6B			DQ1B
. ——						. —		. —									



																	version i.i
	O Module Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
	BIO8	VREFB4AN0 VREFB4AN0	10			DIFFIO RX B29o	DIFFOUT B29p	AP11	AE13								
4A E	BIO8	VREFB4AN0	10			DIFFIO_TX_B30n DIFFIO_RX_B30n	DIFFOUT_B30n	AH16 AN12	AC13 AF12	DQSn10B DQ10B	DQ5B	DQ3B DQ3B	DQ1B DQ1B	DQSn6B DQ6B	DQ3B DQ3B	DQ2B DQ2B	DQ1B
	3IO8 3IO8	VREFB4AN0 VREFB4AN0	10			DIFFIO_TX_B30p	DIFFIN_B30p*	AG16 AM12	AB13 AE12	DQS10B	DQ5B/CQn5B	DQ3B	DQ1B/CQn1B	DQS6B	DQ3B/CQn3B	DQ2B	DQ1B/CQn1B
4A E	BIO8	VREFB4AN0	10			DIFFIO_RX_B30p DIFFIO_TX_B31n	DIFFIN_B31n*	AL15	AF10	DQSn9B	DQSn5B/DQ5B	DQ3B	DQSn1B/DQ1B	DQSn5B	DQSn3B/DQ3B	DQ2B	DQSn1B/DQ1B
	3IO8 3IO8	VREFB4AN0 VREFB4AN0	10			DIFFIO_RX_B31n	DIFFOUT_B31n	AP10 AK15	AF11 AE10	DQ9B DQS9B	DQ5B DQS5B/CQ5B	DQ3B DQ3B	DQ1B	DQ5B DQS5B	DQ3B DQS3B/CQ3B	DQ2B DQ2B	DQ1B DQS1B/CQ1B
	BIO8	VREFB4AN0	10			DIFFIO_TX_B31p DIFFIO_RX_B31p	DIFFOUT_B31p	AN10	AE10			DUSB	DQS1B/CQ1B		DQS3B/CQ3B		DUSTBICUTB
	BIO8	VREFB4AN0	10			DIFFIO_TX_B32n	DIFFIN_B32n*	AH15	W13	DQ9B	DQ5B	DQ3B	DQ1B	DQ5B	DQ3B	DQ2B	DQ1B
4A E	3IO8 3IO8	VREFB4AN0 VREFB4AN0	10			DIFFIO_RX_B32n DIFFIO_TX_B32p	DIFFIN_B32p*	AP9 AG15	AF9 W12	DQ9B	DQ5B	DQ3B	DQ1B	DQ5B	DQ3B	DQ2B	DQ1B
	8IO8 8IO9	VREFB4ANO	10			DIFFIO_RX_B32p DIFFIO_TX_B33n	DIFFOUT_B32p	AP8 AP7	AE9	DQ9B DQ8B	DQ5B DQ4B	DQ3B DQ2B	DQ1B DQ1B	DQ5B DQ4B	DQ3B DQ2B	DQ2B DQ1B	DQ1B DQ1B
	3109	VREFB4AN0	10			DIFFIO_RX_B33n	DIFFOUT_B33n	AL14	AF7	DQ8B	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B DQ2B	DQ1B	DQ1B
	BIO9 BIO9	VREFB4AN0 VRFFR4AN0	10			DIFFIO_TX_B33p DIFFIO_RX_B33p	DIFFIN_B33p*	AN7	AE8 AE7	DQ8B	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B	DQ1B	DQ1B
	8109	VREFB4AN0	10			DIFFIO_TX_B34n	DIFFIN_B34n*	AL13 AF16	Y12	DQSn8B	DQ4B	DQ2B	DQ1B	DQSn4B	DQ2B	DQ1B	DQ1B
4A E	3IO9 3IO9	VREFB4AN0 VRFFR4AN0	10			DIFFIO_RX_B34n DIFFIO_TX_B34p	DIFFOUT_B34n	AP6 AF16	AF6 W11	DQ8B DQS8B	DQ4B DQ4R/CQn4B	DQ2B DQ2B/CQn2B	DQ1B DQ1B	DQ4B DQS4B	DQ2B DQ2B/CQn2B	DQ1B DQ1B/CQn1B	DQ1B DQ1B
4A E	BIO9	VREFB4AN0	10			DIFFIO_RX_B34p	DIFFOUT_B34p	AN6	AE6								
4A E	3IO9 3IO9	VREFB4AN0 VRFFR4AN0	10			DIFFIO_TX_B35n DIFFIO_RX_B35n	DIFFIN_B35n*	AL12 AP5	AD12 AF5	DQSn7B DQ7B	DQSn4B/DQ4B DQ4B	DQSn2B/DQ2B DQ2B	DQ1B DQ1B	DQSn3B DQ3B	DQSn2B/DQ2B DQ2B	DQSn1B/DQ1B DQ1B	DQ1B DQ1B
	BIO9	VREFB4AN0	10			DIFFIO_TX_B35p	DIFFIN_B35p*	AK13	AC12	DQS7B	DQS4B/CQ4B		DQ1B	DQS3B	DQS2B/CQ2B	DQS1B/CQ1B	DQ1B
4A E	3IO9 3IO9	VREFB4AN0 VRFFR4AN0	10			DIFFIO_RX_B35p DIFFIO_TX_B36n	DIFFOUT_B35p	AP4 AC15	AE5 AC11	DQ7B	DO4B	DQ2B	DQ1B	DO3B	DQ2B	DQ1B	DQ1B
4A E	BIO9	VREFB4AN0	10			DIFFIO RX B36n	DIFFOUT B36n	AL11	AG4	DQ7B DQ7B	DQ4B		DQ1B	DQ3B	DQ2B DQ2B	DQ1B	DQ1B DQ1B
	81O9 81O9	VREFB4AN0 VRFFR4AN0	10	1	1	DIFFIO_TX_B36p DIFFIO_RX_B36p	DIFFIN_B36p*	AC14 AK12	AB11 AG3	DO7B	DO4B	DO2B	DO1B	DO3B	DQ2B	DO1B	DO1B
4A B	BIO10	VREFB4AN0	10		<u> </u>	DIFFIO_TX_B37n	DIFFIN_B37n*	AP3	AH3	DQ6B	DQ3B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B	DQ1B
	BIO10	VREFB4AN0 VRFFB4AN0	10		1	DIFFIO_RX_B37n DIFFIO_TX_B37p	DIFFOUT_B37n	AN9 AP2	AF4 AH2	DQ6B DQ6B	DQ3B DQ3B	DQ2B DQ2B	DQ1B DQ1B	DQ2B DQ2B	DQ1B DQ1B	DQ1B DQ1B	DQ1B DQ1B
4A E	BIO10	VREFB4AN0	10		<u> </u>	DIFFIO RX B37p	DIFFOUT B37p	AM9	AE4								
	BIO10	VREFB4AN0 VRFFB4AN0	10	1	1	DIFFIO_TX_B38n DIFFIO_RX_B38n	DIFFIN_B38n*	AF15 AM10	Y11 AF3	DQSn6B DQ6B	DQ3B DQ3B	DQ2B DQ2B	DQ1B DQ1B	DQSn2B DQ2B	DQ1B DQ1B	DQ1B DQ1B	DQ1B DQ1B
4A E	BIO10	VREFB4AN0	10			DIFFIO TX B38o	DIFFIN B38p*	AM10 AE15	W10	DQ86B	DQ3B/CQn3B		DQ1B	DQS2B	DQ1B/CQn1B	DQ1B DQ1B	DQ1B DQ1B
	BIO10 BIO10	VREFB4AN0 VREFB4AN0	10	1	1	DIFFIO_RX_B38p DIFFIO_TX_B39n	DIFFOUT_B38p	AL10 AM8	AF2 AD6	DQSn5B	DQSn3B/DQ3B	DQ2B	DQ1B	DQSn1B	DQSn1B/DQ1B	DQ1B	DQ1B
4A E	BIO10	VREFB4AN0	10			DIFFIO_RX_B39n	DIFFOUT_B39n	AN4	AG1	DQ5B	DQ3B	DQ2B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
	BIO10 BIO10	VREFB4AN0 VRFFB4AN0	10			DIFFIO_TX_B39p DIFFIO_RX_B39p	DIFFIN_B39p*	AM7 AN3	AC6 AF1	DQS5B	DQS3B/CQ3B	DQ2B	DQ1B	DQS1B	DQS1B/CQ1B	DQ1B	DQ1B
	BIO10	VREFB4AN0	10			DIFFIO_TX_B40n	DIFFIN_B40n*	AJ16	AA10	DQ5B	DQ3B	DQ2B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
4A B	BIO10 BIO10	VREFB4AN0 VRFFB4AN0	10			DIFFIO_RX_B40n	DIFFOUT_B40n	AJ12 AJ15	AD9 Y10	DQ5B	DQ3B	DQ2B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
	BIO10	VREFB4AN0	IO			DIFFIO_RX_B40p	DIFFOUT_B40p	AJ11	AC9	DQ5B	DQ3B	DQ2B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
4A		VREFB4AN0 VREFB4AN0	10	PLL3_CLKOUT1n		DIFFIO_RX_B41n		AJ13 AH13	AC10 AD7								
4A		VREFB4AN0	10	PLL3_CLKOUT1p				AH14	AB10								
4A		VREFB4AN0 VREFB4AN0	10	PLL3 CLKOUT2n		DIFFIO_RX_B41p	DIFFOUT_B41p	AG13 AF14	AC7 AB9								
4A		VREFB4AN0	10	PLL3_CLKOUT3n				AH12	AC8								
4A 4A		VREFB4AN0 VREFB4AN0	10	PLL3_CLKOUT2p PLL3_CLKOUT3p				AE14 AG12	AA9 AB8								
	BIO11	VREFB4BN0	IO			DIFFIO_TX_B41n	DIFFIN_B41n*	AK10		DQ4B	DQ2B	DQ1B					
	BIO11 BIO11	VREFB4BN0 VREFB4BN0	10			DIFFIO_RX_B42n DIFFIO_TX_B41p	DIFFIN B41n*	AL9 AJ10	+	DQ4B DQ4B	DQ2B DQ2B	DQ1B DQ1B					-
4B B	BIO11	VREFB4BN0	10			DIFFIO_RX_B42p	DIFFOUT_B42p	AK9									
	BIO11	VREFB4BN0 VREFB4BN0	10			DIFFIO_TX_B42n DIFFIO_RX_B43n		AF13 AL8	+	DQSn4B DQ4B	DQ2B DQ2B	DQ1B DQ1B					-
4B B	BIO11	VREFB4BN0 VRFFB4BN0	10			DIFFIO_TX_B42p	DIFFIN_B42p*	AE13		DQS4B	DQ2B/CQn2B	DQ1B/CQn1B					
4B B	BIO11	VREFB4BN0	10			DIFFIO_RX_B43p DIFFIO_TX_B43n	DIFFIN_B43n*	AL7 AL6	-	DQSn3B	DQSn2B/DQ2B	DQSn1B/DQ1B					
	BIO11	VREFB4BN0 VRFFB4RN0	10			DIFFIO_RX_B44n	DIFFOUT_B44n	AM6 AK6		DQ3B DQS3B	DQ2B DQS2B/CQ2B	DQ1B DQS1B/CQ1B					
4B B	81011	VREFB4BN0	10			DIFFIO RX B44p	DIFFOUT B44p	AM5	-								+
	BIO11	VREFB4BN0 VRFFB4RN0	10			DIFFIO_TX_B44n DIFFIO_RX_B45n	DIFFIN_B44n*	AF12 AK7		DQ3B DQ3B	DQ2B DQ2B	DQ1B DQ1B					
	81011	VREFB4BN0	10			DIFFIO TY BAAN	DIEEIN RAAN*	AE12									+
4B B	BIO11 BIO12	VREFB4BN0 VREFB4BN0	10			DIFFIO_RX_B45p DIFFIO_TX_B45n	DIFFOUT_B45p	AJ7 AM4		DQ3B DQ2B	DQ2B DQ1B	DQ1B DQ1B					
4B B	BIO12	VREFB4BN0	10			DIFFIO_RX_B46n	DIFFOUT_B46n	AJ9		DQ2B	DQ1B	DQ1B					-
	BIO12 BIO12	VREFB4BN0 VREFB4BN0	10			DIFFIO_TX_B45p DIFFIO_RX_B46p	DIFFIN_B45p*	AL5 AH9		DQ2B	DQ1B	DQ1B					
4B B	BIO12	VREFB4BN0	Ю			DIFFIO_TX_B46n	DIFFIN_B46n*	AE11		DQSn2B	DQ1B	DQ1B					1
	BIO12 BIO12	VREFB4BN0 VRFFB4RN0	10	 	1	DIFFIO_RX_B47n DIFFIO_TX_B46p	DIFFOUT_B47n DIFFIN_B46n*	AH10 AD12		DQ2B DQS2B	DQ1B DQ1B/CQn1B	DQ1B DQ1B			<u> </u>		
4B B	BIO12	VREFB4BN0	10			DIFFIO_RX_B47p	DIFFOUT_B47p	AG9			DOSn1B/DO1B						
4B B	BIO12 BIO12	VREFB4BN0 VREFB4BN0	10	-		DIFFIO_TX_B47n DIFFIO_RX_B48n	DIFFOUT_B48n	AM2 AM3	-	DQSn1B DQ1B	DQ1B	DQ1B DQ1B					+
4B B	BIO12 BIO12	VREFB4BN0 VRFFB4BN0	10			DIFFIO_TX_B47p	DIFFIN_B47p*	AL3		DQS1B	DQS1B/CQ1B	DQ1B					
	BIO12 BIO12	VREFB4BN0 VREFB4BN0	10	1	1	DIFFIO_RX_B48p DIFFIO_TX_B48n		AL4 AG10	+	DQ1B	DQ1B	DQ1B	 	+	1	 	+
4B B	BIO12	VREFB4BN0	10			DIFFIO_RX_B49n	DIFFOUT_B49n	AN1		DQ1B	DQ1B	DQ1B					
	3IO12 3IO12	VREFB4BN0	10			DIFFIO_TX_B48p DIFFIO_RX_B49p	DIFFOUT_B49p	AF11 AM1	+	DQ1B	DQ1B	DQ1B		I			+
5B F	RIO1	VREFB5BN0 VREFB5BN0	10			DIFFIO_TX_R1n	DIFFIN_R1n*	AJ6 AF7		DQ24R DQ24R	DQ12R DQ12R	DQ6R DQ6R					
5B R	RIO1	VREFB5BN0	10	1	1	DIFFIO_RX_R1n DIFFIO_TX_R1p	DIFFIN_R1p*	AH7	+	DQ24R DQ24R	DQ12R DQ12R	DQ6R DQ6R	 	+	1	 	+
	RIO1	VREFB5BN0 VREFB5BN0	10	1	1	DIFFIO_RX_R1p DIFFIO_TX_R2n	DIFFOUT_R1p	AF8 AD9		DOSn24R	DO12R	DQ6R		-	1		+
5B F	RIO1	VREFB5BN0 VREFB5BN0	10		<u> </u>	DIFFIO RX R2n	DIFFOUT R2n	AK3		DQ24R	DQ12R	DQ6R			<u> </u>		<u>† </u>
5B R	RIO1	VREFB5BN0 VREFB5BN0	10	1	1	DIFFIO_TX_R2p DIFFIO_RX_R2p	DIFFIN_R2p*	AD10 AK4		DQS24R	DQ12R/CQn12R	DQ6R		-	1		+
5B F	RIO1	VREFB5BN0	10	 	1	DIFFIO TX R3n	DIFFIN R3n*	AH5		DQSn23R	DQSn12R/DQ12R	DQ6R			t		+
	RIO1	VREFB5BN0 VREFB5BN0	10			DIFFIO_RX_R3n DIFFIO_TX_R3n	DIFFOUT_R3n	AG6 AH6		DQ23R DQS23R	DQ12R DQS12R/CQ12R	DQ6R DQ6R					
5B F	RIO1	VREFB5BN0	10		<u> </u>	DIFFIO_RX_R3p	DIFFOUT_R3p	AG7							<u> </u>		<u>† </u>
5B R	RIO1	VREFB5BN0 VREFB5BN0	10		1	DIFFIO_TX_R4n	DIFFIN_R4n*	AE7 AL1		DQ23R DQ23R	DQ12R DQ12R	DQ6R DQ6R			· ·		
5B R	RIO1	VREFB5BN0	10		<u> </u>	DIFFIO_TX_R4p	DIFFIN_R4p*	AE8							<u> </u>		<u>† </u>
5B F	RIO1	VREFB5BN0 VREFB5BN0	10			DIFFIO_RX_R4p		AL2 AK1		DQ23R DQ22R	DQ12R DQ11R	DQ6R DQ6R					
5B F	RIO2	VREFB5BN0	10		<u> </u>	DIFFIO_RX_R5n	DIFFOUT_R5n	AJ3		DQ22R	DQ11R	DQ6R			<u> </u>		
	RIO2	VREFB5BN0 VREFB5BN0	10	_	-	DIFFIO_TX_R5p DIFFIO_RX_R5p		AJ1 AJ4		DQ22R	DQ11R	DQ6R					_
		VREFB5BN0	10			DIFFIO_TX_R6n		AC10		DQSn22R	DQ11R	DQ6R					
			. —				•										



Bank number	I/O Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152 F78		DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
5B 5B	RIO2 RIO2	VREFB5BN0 VREFB5BN0	10			DIFFIO_RX_R6n DIFFIO_TX_R6p	DIFFOUT_R6n DIFFIN_R6n*	AJ2 AC11	DQ22R DQS22R	DQ11R DQ11R/CQn11R	DQ6R DQ6R/CQn6R					
5B	RIO2	VREFB5BN0	10			DIFFIO_RX_R6p	DIFFOUT_R6p	AH3		DQSn11R/DQ11R	DQSn6R/DQ6R					
5B 5B		VREFB5BN0 VREFB5BN0	10			DIFFIO_TX_R7n DIFFIO_RX_R7n	DIFFIN_R7n*	AF5 AH4	DQSn21R DQ21R	DQSn11R/DQ11R DQ11R	DQSn6R/DQ6R DQ6R					
5B	RIO2	VREFB5BN0	10			DIFFIO_TX_R7p	DIFFIN_R7p*	AF6	DQS21R	DQS11R/CQ11R	DQS6R/CQ6R					
5B		VREFB5BN0 VREFB5BN0	10			DIFFIO_RX_R7p	DIFFOUT_R7p DIFFIN R8n*	AG4 AC8	DQ21R	DQ11R	DQ6R					
5B	RIO2	VREFB5BN0	10			DIFFIO_RX_R8n	DIFFOUT_R8n	AE5	DQ21R DQ21R	DQ11R DQ11R	DQ6R DQ6R					
5B	RIO2	VREFB5BN0	10			DIFFIO_TX_R8p	DIFFIN_R8p*	AC9								
5B 5A	RIO2 RIO3	VREFB5BN0 VREFB5AN0	10			DIFFIO_RX_R8p DIFFIO_TX_R9n	DIFFOUT_R8p DIFFIN R9n*	AE6 AD6 AA6	DQ21R DQ20R	DQ11R DQ10R	DQ6R DQ5R	DQ2R	DQ14R	DQ7R	DQ3R	DQ1R
5A	RIO3	VREFB5AN0	10			DIFFIO_TX_R9n DIFFIO_RX_R9n	DIFFOUT_R9n	AC6 AD4	DQ20R	DQ10R	DQ5R	DQ2R	DQ14R	DQ7R	DQ3R	DQ1R
5A		VREFB5AN0 VREFB5AN0	10			DIFFIO_TX_R9p DIFFIO_RX_R9p	DIFFIN_R9p*	AD7 AB7 AC7 AC5	DQ20R	DQ10R	DQ5R	DQ2R	DQ14R	DQ7R	DQ3R	DQ1R
5A		VREFB5AN0	10			DIFFIO_TX_R10n	DIFFIN_R10n*	AB9 W8	DQSn20R	DQ10R	DQ5R	DQ2R	DQSn14R	DQ7R	DQ3R	DQ1R
5A		VREFB5AN0 VREFB5AN0	10			DIFFIO_RX_R10n DIFFIO_TX_R10p	DIFFOUT_R10n	AB7 AB5 AB10 Y9	DQ20R DQS20R	DQ10R DQ10R/CQn10R	DQ5R	DQ2R DQ2R	DQ14R DQS14R	DQ7R DQ7R/CQn7R	DQ3R	DQ1R DQ1R
5A	RIO3	VREFB5AN0	10			DIFFIO_TX_R10p DIFFIO_TX_R11n	DIFFOUT R10o	AB8 AB6			DQ5R				DQ3R	
5A	RIO3	VREFB5AN0	10			DIFFIO_TX_R11n	DIFFIN_R11n*	AH1 AC4	DQSn19R	DQSn10R/DQ10R	DQ5R	DQ2R	DQSn13R	DQSn7R/DQ7R	DQ3R	DQ1R
5A 5A	RIO3	VREFB5AN0 VREFR5AN0	10			DIFFIO_RX_R11n DIFFIO_TX_R11p	DIFFOUT_R11n DIFFIN R11n*	AF4 Y5 AH2 AB4	DQ19R DQS19R	DQ10R DQS10R/CQ10R	DQ5R DQ5R	DQ2R DQ2R	DQ13R DQS13R	DQ7R DQS7R/CQ7R	DQ3R DQ3R	DQ1R DQ1R
5A		VREFB5AN0	10			DIFFIO_RX_R11p	DIFFOUT_R11p	AE4 Y6								
5A	RIO3	VREFB5AN0 VREFR5AN0	10			DIFFIO_TX_R12n DIFFIO_RX_R12n	DIFFIN_R12n*	Y6 W6 AG1 AE3	DQ19R DQ19R	DQ10R DQ10R	DQ5R DQ5R	DQ2R DQ2R	DQ13R DQ13R	DQ7R DQ7R	DQ3R DQ3R	DQ1R DQ1R
5A		VREFB5AN0	10			DIFFIO_TX_R12p		AA7 V7								
5A		VREFB5AN0 VREFR5AN0	10			DIFFIO_RX_R12p	DIFFOUT_R12p	AF1 AD3 AF2 AC2	DQ19R DQ18R	DQ10R DQ9R	DQ5R DQ5R	DQ2R DQ2R	DQ13R DQ12R	DQ7R DQ6R	DQ3R DQ3R	DQ1R DQ1R
5A	RIO4	VREFB5AN0	10	1	1	DIFFIO_RX_R13n	DIFFOUT_R13n	AE1 AA3	DQ18R	DQ9R	DQ5R	DQ2R	DQ12R	DQ6R	DQ3R	DQ1R
5A	RIO4	VREFB5AN0 VREFR5AN0	10			DIFFIO_TX_R13p	DIFFIN_R13p*	AF3 AC3	DQ18R	DQ9R	DQ5R	DQ2R	DQ12R	DQ6R	DQ3R	DQ1R
5A		VREFB5AN0 VREFB5AN0	10	1	+	DIFFIO_RX_R13p DIFFIO_TX_R14n	DIFFIN R14n*	AE2 AA4 AA9 V6	DQSn18R	DQ9R	DQ5R	DQ2R	DQSn12R	DQ6R	DQ3R	DQ1R
5A	RIO4	VREFB5AN0	10			DIFFIO_RX_R14n	DIFFOUT_R14n	AB5 W4	DQ18R	DQ9R	DQ5R	DQ2R	DQ12R	DQ6R	DQ3R	DQ1R
5A		VREFB5AN0 VREFR5AN0	10			DIFFIO_TX_R14p	DIFFIN_R14p*	AA10 U6 AR6 W5	DQS18R	DQ9R/CQn9R	DQ5R/CQn5R	DQ2R	DQS12R	DQ6R/CQn6R	DQ3R/CQn3R	DQ1R
5A	RIO4	VREFB5AN0	10	<u></u>	<u> </u>	DIFFIO_RX_R14p DIFFIO_TX_R15n	DIFFIN_R15n*	AE3 AB2	DQSn17R	DQSn9R/DQ9R	DQSn5R/DQ5R	DQ2R	DQSn11R	DQSn6R/DQ6R	DQSn3R/DQ3R	DQ1R
5A		VREFB5AN0 VREFB5AN0	10			DIFFIO_RX_R15n DIFFIO_TX_R15p		AC4 Y3 AD4 AB3	DQ17R DQS17R	DQ9R DQS9R/CQ9R	DQ5R DQS5R/CQ5R	DQ2R DQ2R	DQ11R DQS11R	DQ6R DQ56R/CQ6R	DQ3R DQS3R/CQ3R	DQ1R DQ1R
5A	RIO4	VREFB5AN0	10			DIFFIO_RX_R15p	DIFFOUT_R15p	AC5 Y4								
5A	RIO4	VREFB5AN0	10			DIFFIO_TX_R16n	DIFFIN_R16n*	Y7 T6	DQ17R	DQ9R	DQ5R	DQ2R	DQ11R	DQ6R	DQ3R	DQ1R
5A		VREFB5AN0 VREFB5AN0	IO IO			DIFFIO_RX_R16n DIFFIO_TX_R16p	DIFFOUT_R16n	AD1 AE1 Y8 T7	DQ17R	DQ9R	DQ5R	DQ2R	DQ11R	DQ6R	DQ3R	DQ1R
5A	RIO4	VREFB5AN0	10			DIFFIO RX R16p	DIFFOUT R16o	AC1 AD1	DQ17R	DQ9R	DQ5R	DQ2R	DQ11R	DQ6R	DQ3R	DQ1R
5A	RIO5 RIO5	VREFB5AN0 VREFB5AN0	10			DIFFIO_TX_R17n DIFFIO_RX_R17n	DIFFIN_R17n*	AC2 AC1 AB3 AA1	DQ16R DQ16R	DQ8R DQ8R	DQ4R DQ4R	DQ2R DQ2R	DQ10R DQ10R	DQ5R DQ5R	DQ2R DQ2R	DQ1R DQ1R
5A		VREFB5AN0	10			DIFFIO_TX_R17p	DIFFIN_R17p*	AC3 AB1	DQ16R	DQ8R	DQ4R	DQ2R	DQ10R	DQ5R	DQ2R	DQ1R
5A		VREFB5AN0	10			DIFFIO_RX_R17p DIFFIO_TX_R18n	DIFFOUT_R17p	AB4 Y1 Y10 N4	DQSn16R	DQ8R	DQ4R	DQ2R	DQSn10R	DQ5R	DQ2R	DQ1R
5A	RIO5	VREFB5AN0 VREFB5AN0	10			DIFFIO_IX_R18n	DIFFIN_R18n*	Y10 N4 AB1 V3	DQSn16R DQ16R	DQ8R DQ8R	DQ4R DQ4R	DQ2R DQ2R	DQSn10R DQ10R	DQ5R DQ5R	DQ2R DQ2R	DQ1R DQ1R
5A	RIO5	VREFB5AN0	10			DIFFIO_TX_R18p	DIFFIN_R18p*	Y11 P5	DQS16R	DQ8R/CQn8R	DQ4R	DQ2R/CQn2R	DQS10R	DQ5R/CQn5R	DQ2R	DQ1R/CQn1R
5A		VREFB5AN0	IO			DIFFIO_RX_R18p	DIFFOUT_R18p	AB2 V4								
		VRFFR5AN0	IO			DIFFIO TX R19n	DIFFIN R19n*		DOSn15R	DQSn8R/DQ8R	DO4R	DQSn2R/DQ2R	DQSn9R	DOSn5R/DO5R	DQ2R	DOSn1R/DO1R
5A 5A	RIO5	VREFB5AN0 VREFB5AN0	IO IO			DIFFIO_TX_R19n DIFFIO_RX_R19n	DIFFOUT_R19n	AA4 W1 AA1 W2	DQSn15R DQ15R	DQSn8R/DQ8R DQ8R	DQ4R DQ4R	DQSn2R/DQ2R DQ2R	DQSn9R DQ9R	DQSn5R/DQ5R DQ5R	DQ2R DQ2R	DQSn1R/DQ1R DQ1R
5A 5A 5A	RIO5 RIO5		10 10 10			DIFFIO_RX_R19n DIFFIO_TX_R19p	DIFFOUT_R19n DIFFIN_R19p*	AA4 W1 AA1 W2 Y5 V1				DQSn2R/DQ2R DQ2R DQS2R/CQ2R	DQSn9R DQ9R DQS9R		DQ2R DQ2R DQ2R	
5A 5A 5A 5A	RIOS RIOS RIOS RIOS	VREFB5AN0 VREFB5AN0 VREFB5AN0 VREFB5AN0	IO IO IO IO			DIFFIO_RX_R19n DIFFIO_TX_R19p DIFFIO_RX_R19p DIFFIO_TX_R20n	DIFFOUT_R19n DIFFIN_R19p* DIFFOUT_R19p DIFFIN_R20n*	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6	DQ15R DQS15R DQ15R	DQ8R DQS8R/CQ8R DQ8R	DQ4R DQ4R DQ4R	DQ2R DQS2R/CQ2R DQ2R	DQ9R DQS9R DQ9R	DQ5R DQS5R/CQ5R DQ5R	DQ2R DQ2R DQ2R	DQ1R DQS1R/CQ1R DQ1R
5A 5A 5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS	VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO	10 10 10 10 10			DIFFIO_RX_R19n DIFFIO_TX_R19p DIFFIO_RX_R19p DIFFIO_TX_R20n DIFFIO_RX_R20n	DIFFOUT_R19n DIFFIN_R19p* DIFFOUT_R19p DIFFIN_R20n* DIFFOUT_R20n	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4	DQ15R DQS15R	DQ8R DQS8R/CQ8R	DQ4R DQ4R	DQ2R DQS2R/CQ2R	DQ9R DQS9R	DQ5R DQS5R/CQ5R	DQ2R DQ2R	DQ1R DQS1R/CQ1R
5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO	O			DIFFIO_RX_R19n DIFFIO_RX_R19p DIFFIO_RX_R19p DIFFIO_TX_R20n DIFFIO_RX_R20n DIFFIO_TX_R20p DIFFIO_RX_R20p	DIFFOUT_R19n DIFFOUT_R19p DIFFOUT_R20n DIFFOUT_R20n DIFFOUT_R20p DIFFOUT_R20p	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 Y4 U5	DQ15R	DQ8R DQ8R/CQ8R DQ8R DQ8R DQ8R	DQ4R DQ4R DQ4R DQ4R DQ4R	DQ2R DQS2R/CQ2R DQ2R DQ2R DQ2R DQ2R	DQ9R DQS9R DQ9R DQ9R DQ9R	DQSR DQSSR/CQSR DQSR DQSR DQSR DQSR	DQ2R DQ2R DQ2R DQ2R DQ2R	DQ1R DQS1R/CQ1R DQ1R DQ1R
5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO	O			DIFFIO_RX_R19n DIFFIO_TX_R19p DIFFIO_TX_R20n DIFFIO_TX_R20n DIFFIO_TX_R20p DIFFIO_TX_R20p DIFFIO_TX_R20p DIFFIO_TX_R20p	DIFFOUT_R19n DIFFIN_R19p DIFFIN_R20n DIFFOUT_R20n DIFFOUT_R20n DIFFIN_R20p* DIFFOUT_R20p DIFFOUT_R20p DIFFOUT_R20p	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6	DQ15R DQS15R DQ15R DQ15R DQ15R DQ15R DQ15R DQ14R	DQ8R DQ8R/CQ8R DQ8R DQ8R DQ8R DQ8R	DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R	DQ2R DQ52R/CQ2R DQ2R DQ2R DQ2R DQ2R	DQ9R DQ9R DQ9R DQ9R DQ9R DQ9R DQ9R DQ9R	DQSR DQSSR/CQSR DQSR DQSR DQSR DQSR DQSR DQSR	DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R	DQ1R DQS1R/CQ1R DQ1R DQ1R DQ1R DQ1R
5A 5A 5A 5A	RIO5 RIO5 RIO5 RIO5 RIO5 RIO5 RIO5 RIO5	VREFBSANO	O			DIFFIO_RX_R19n DIFFIO_TX_R19p DIFFIO_RX_R19p DIFFIO_TX_R20n DIFFIO_TX_R20n DIFFIO_TX_R20p DIFFIO_TX_R20p DIFFIO_TX_R21n DIFFIO_TX_R21n DIFFIO_TX_R21n	DIFFOUT_R19n DIFFOUT_R19n DIFFOUT_R19n DIFFOUT_R19n DIFFOUT_R20n DIFFOUT_R20n DIFFOUT_R20n DIFFOUT_R20n DIFFOUT_R20n DIFFOUT_R21n DIFFOUT_R21n DIFFOUT_R21n DIFFOUT_R21n	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P8 Y4 U5 W6 U3 W1 T3 W7 T4	DQ15R	DQ8R DQ8R/CQ8R DQ8R DQ8R DQ8R	DQ4R DQ4R DQ4R DQ4R DQ4R	DQ2R DQS2R/CQ2R DQ2R DQ2R DQ2R DQ2R	DQ9R DQS9R DQ9R DQ9R DQ9R	DQSR DQSSR/CQSR DQSR DQSR DQSR DQSR	DQ2R DQ2R DQ2R DQ2R DQ2R	DQ1R DQS1R/CQ1R DQ1R DQ1R
5A 5A 5A 5A	RIO5 RIO5 RIO5 RIO5 RIO5 RIO5 RIO5 RIO5	VREFBSANO	O			DIFFIO. RX. R19n DIFFIO. TX. R19p DIFFIO. TX. R19p DIFFIO. TX. R20n DIFFIO. TX. R20n DIFFIO. TX. R20p DIFFIO. TX. R20p DIFFIO. TX. R20p DIFFIO. TX. R21n DIFFIO. TX. R21n DIFFIO. TX. R21n DIFFIO. TX. R21n DIFFIO. TX. R21p DIFFIO. TX. R21p	DIFFOUT_R190 DIFFOUT_R190 DIFFOUT_R190 DIFFOUT_R190 DIFFOUT_R200 DIFFOUT_R200 DIFFOUT_R200 DIFFOUT_R200 DIFFOUT_R210 DIFFOUT_R210 DIFFOUT_R210 DIFFOUT_R210 DIFFOUT_R210 DIFFOUT_R210	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 W6 U3 W1 T3 W7 T4 Y2 R3	DO15R DQS15R DQS15R DQ15R DQ15R DQ15R DQ14R DQ14R DQ14R	DOSR DOSR/CORR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R	DQ2R DQ32R/CQ2R DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R D	DOSR DOSSR	DQSR DQSSR/CQSR DQSR DQSR DQSR DQSR DQSR DQ4R DQ4R DQ4R	DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R	DOIR DOSTRICOIR DOIR DOIR DOIR DOIR DOIR DOIR DOIR
5A 5A 5A 5A	RIO5 RIO5 RIO5 RIO5 RIO5 RIO5 RIO5 RIO5	VREFBSANO	IO			DIFFIO_RX_R19n DIFFIO_TX_R19p DIFFIO_RX_R19p DIFFIO_TX_R20n DIFFIO_TX_R20n DIFFIO_TX_R20p DIFFIO_TX_R20p DIFFIO_TX_R21n DIFFIO_TX_R21n DIFFIO_TX_R21n	DIFFOUL REID	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P8 Y4 U5 W6 U3 W1 T3 W7 T4	DQ15R DQS15R DQ15R DQ15R DQ15R DQ15R DQ15R DQ14R DQ14R	DQ8R DQ8R/CQ8R DQ8R DQ8R DQ8R DQ8R DQ7R DQ7R	DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R DQ4R	DQ2R DQ52R/CQ2R DQ2R DQ2R DQ2R DQ2R	DQ9R DQ9R DQ9R DQ9R DQ9R DQ9R DQ9R DQ8R DQ8R	DQSR DQSSR/CQSR DQSR DQSR DQSR DQSR DQ4R DQ4R	DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R	DQIR DQSIR/CQIR DQIR DQIR DQIR DQIR DQIR DQIR DQIR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSANO	IO			DIFFIO, RX, R19n DIFFIO, TX, R19p DIFFIO, TX, R19p DIFFIO, TX, R20n DIFFIO, TX, R21n DIFFIO, TX, R22n	DIFFOUT, #19h DIFFOUT, #19h DIFFOUT, #19h DIFFOUT, #20h	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 Y4 U5 W8 U3 W1 T3 W7 T4 W7 R8 U10 N6 W3 U1 W1 M7 W7 W7 W8 W8 U3 W1 M8 U3 W1 M9 U3 W1 M9 U3 W1 M9 W3 U1 W1 W3 W1 W3 W3 W1 W3 W4 W3 W3 W3 W3 W4 W3 W3 W4 W3 W3 W4 W3 W4 W3 W4 W3 W4 W3 W4	DQ15R DQS15R DQ15R DQ15R DQ15R DQ15R DQ14R DQ14R DQ14R DQ14R DQ14R DQ14R DQ14R	DOSR DOSR/CQSR DOSR/CQSR DOSR DOSR DOSR DOSR DO7R DO7R DO7R DO7R DO7R	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DO2R DO22R DO22R DO2R DO2R DO2R DO2R DO2	DOSR DOSSR DOSR DOSR DOSR DOSR DOSR DOSR	DQSR DQSSR/CQSR DQSSR/CQSR DQSR DQSR DQSR DQSR DQ4R DQ4R DQ4R DQ4R	DO2R DO2R DO2R DO2R DO2R DO2R DO2R DO2R	DOIR DOSTRICOIR DOSTRICOIR DOIR DOIR DOIR DOIR DOIR DOIR DOIR D
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO VREFBSANO	IO			DIFFIO, RX, R19n DIFFIO, TX, R19p DIFFIO, TX, R19p DIFFIO, TX, R20n DIFFIO, TX, R21n DIFFIO, RX, R22n DIFFIO, RX, R22n DIFFIO, TX, R22n	DIFFOUT_R15n DIFFOUT_R15n DIFFOUT_R15n DIFFOUT_R20n DIFFOUT_R22p	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 Y4 U5 W6 U3 W1 T3 W7 T4 Y2 R3 V10 N6 W3 U1	D015R D015R D015R D015R D015R D015R D014R D014R D014R D014R D014R D024R D024R D024R D034R D034R	DOSR DOSR/COSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R DQ2R	DOSR DOSPR	DOSR DOSSR/COSR DOSR DOSR DOSR DOGR DOGR DOGR DOGR DOGR DOGR DOGR DOG	DOZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR	DOTR DOSTRICOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSANO	IO IO IO IO IO IO IO IO			DIFFIO, RX, R19n DIFFIO, TX, R19p DIFFIO, TX, R19p DIFFIO, TX, R20n DIFFIO, TX, R21n DIFFIO, TX, R22n DIFFIO, TX, R23n	DIFFOUT R19s DIFFOUT R19s DIFFOUT R2ns	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 W8 U3 W1 U3 W1 T3 W7 T4 Y2 R3 W1 M9 W1 U1 W1 M6 W3 U1 V1 M6 W3 U1 V1 M6 W4 T1 V3 R1 V3 R1	D019R D019	DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOZR DOSPRICOZR DOSPRICOZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR D	DOSR DOSSR DOSSR DOSR DOSR DOSR DOSR DOS	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSANO	CO CO CO CO CO CO CO CO			DIFFIO, RX, R19p DIFFIO, TX, R19p DIFFIO, TX, R19p DIFFIO, TX, R20p DIFFIO, TX, R21p DIFFIO, TX, R21p DIFFIO, TX, R21p DIFFIO, TX, R21p DIFFIO, TX, R22p DIFFIO, TX, R23p	DIFFOUR 28 to 10 DIFFOU	AA4 W1 AA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 Y4 U5 W6 U3 W7 T4 W7 T7 W7 T4 W7 T7 W7	DO15R DO215R DO215R DO15R DO15R DO15R DO14R DO14R DO14R DO14R DO14R DO214R	DOBR	DOJR	DOZR DOSZR-COZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR D	DOSR DOSSR DOSSR DOSR DOSR DOSR DOSR DOS	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSAND	O			DIFFIG RX, R19 DIFFIG TX, R20 DIFFIG TX, R21 DIFFIG TX, R21 DIFFIG TX, R21 DIFFIG TX, R21 DIFFIG TX, R22 DIFFIG TX, R22 DIFFIG TX, R23 DIFFIG	DIFFOUT ATTO DIFFOUT ATTO DI	AAA4 W1 AAA1 W2 AAA1 W2 Y5 V1 Y1 W3 Y9 R6 Y3 U4 W10 P6 Y4 U5 W6 U3 W17 T3 Y2 R3 W17 T4 Y2 R3 U1 W10 M4 W10 M4 W10 M5 W1 W	DOTSR	DOSR DOSSRCOBR DOSSRCOBR DOSSRCOBR DOSR DOSR DOSR DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOT	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOZR DGSPNCGZR DGSPNCGZR DGZR DGZR DGZR DGZR DGZR DGZR DGZR D	DOSR DOSSR	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSAND	CO CO CO CO CO CO CO CO			DIFFIG RX, R190 DIFFIG TX, R190 DIFFIG TX, R190 DIFFIG TX, R200 DIFFIG TX, R210 DIFFIG TX, R210 DIFFIG TX, R220 DIFFIG TX, R220 DIFFIG TX, R220 DIFFIG TX, R220 DIFFIG TX, R230 DIFFIG TX, R240 DIFFIG TX, R240 DIFFIG TX, R240	DIFFOUT, 2810s DIFFOUT, 2810s DIFFOUT, 2820s	AAA W1 AAA1 W1 AAA1 W2 Y5 V1 W1 W3 Y9 R6 Y3 U4 W10 P6 Y4 U5 W6 U3 W1 T3 W7 T4 W7 W6 W8 U3 W1 T3 W7 T4 W7 W7 W7 W1 W1 T3 W7 T4 W7 W7 W7 W1 W	DOTOR	DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOZR DOSPROZR DOSPROZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR	DOSR DOSSR DOSSR DOSR DOSR DOSR DOSR DOS	DOSR DOSRNOSR DOSR DOSR DOSR DOSR DOSR DOSR DOHR DOHR DOHR DOHR DOHR DOHR DOHR DOH	DQZR DQZR DQZR DQZR DQZR DQZR DQZR DQZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSAND	O			DIFFIG RX, R19 DIFFIG TX, R20 DIFFIG TX, R21 DIFFIG TX, R21 DIFFIG TX, R21 DIFFIG TX, R21 DIFFIG TX, R22 DIFFIG TX, R22 DIFFIG TX, R23 DIFFIG	DIFFOUT, R156 DIFFOUT, R156 DIFFOUT, R250 DI	AA4 W11 AA4 W11 AA1 W21 AA7 AA7 AA7 AA7 AA7 AA7 AA7 AA7 AA7 AA	DOTSR	DOSR DOSSRCOBR DOSSRCOBR DOSSRCOBR DOSR DOSR DOSR DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOT	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOZR DGSPNCGZR DGSPNCGZR DGZR DGZR DGZR DGZR DGZR DGZR DGZR D	DOSR DOSSR	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOZR DOZR DOZR DOZR DOZR DOZR DOZR DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSAND	CO CO CO CO CO CO CO CO	DIFFCLK 2n		DIFFIG IX, R19 DIFFIG IX, R19 DIFFIG IX, R19 DIFFIG IX, R19 DIFFIG IX, R20 DIFFIG IX, R21 DIFFIG IX, R21 DIFFIG IX, R21 DIFFIG IX, R21 DIFFIG IX, R22 DIFFIG IX, R22 DIFFIG IX, R22 DIFFIG IX, R22 DIFFIG IX, R23 DIFFIG IX, R24	DIFFOUT, R156 DIFFOUT, R156 DIFFOUT, R250 DI	AAA	DOTOR	DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DG2R DG2R DG2R DG2R DG2R DG2R DG2R DG2R	DOSR	DOSR DOSR/COSR DOSSR/COSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR D	DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VREFBSAND	CLK10	DIFFCLK 2n. DIFFCLK 2n. DIFFCLK 3n.		DIFFIG IX, R19 DIFFIG IX, R19 DIFFIG IX, R19 DIFFIG IX, R19 DIFFIG IX, R20 DIFFIG IX, R21 DIFFIG IX, R21 DIFFIG IX, R21 DIFFIG IX, R21 DIFFIG IX, R22 DIFFIG IX, R22 DIFFIG IX, R22 DIFFIG IX, R22 DIFFIG IX, R23 DIFFIG IX, R24	DIFFOUT, R156 DIFFOUT, R156 DIFFOUT, R250 DI	AAA	DOTOR	DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DG2R DG2R DG2R DG2R DG2R DG2R DG2R DG2R	DOSR	DOSR DOSR/COSR DOSSR/COSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR D	DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VIKERBANO VIKERB	O	DIFFCLK 20: DIFFCLK 30: DIFFCLK 30: DIFFCLK 30: DIFFCLK 30:		DIFFIG IX, R190 DIFFIG IX, R190 DIFFIG IX, R190 DIFFIG IX, R200 DIFFIG IX, R210 DIFFIG IX, R220 DIFFIG IX, R220 DIFFIG IX, R220 DIFFIG IX, R230 DIFFIG IX, R240	DIFFOUT, R16s DIFFOUT, R16s DIFFOUT, R20s	AA4 W11 AA4 W11 AA1 W21 AA7 AA7 AA7 AA7 AA7 AA7 AA7 AA7 AA7 AA	DOTOR	DOBR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DodR	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOSR DOSR DOSSR/COS DOSSR/COSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR D	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5A 5A 5A 5A 5A 5A 5A 5A 5A 5A 5A 5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VIKETBOAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIG IX, R159 DIFFIG IX, R159 DIFFIG TX, R159 DIFFIG TX, R250 DIFFIG TX, R210 DIFFIG TX, R210 DIFFIG TX, R210 DIFFIG TX, R210 DIFFIG TX, R220 DIFFIG TX, R220 DIFFIG TX, R250 DIFFIG TX, R250 DIFFIG TX, R250 DIFFIG TX, R250 DIFFIG TX, R240 DIFFIG TX, R250	DIFFOUR 28 to 10 DIFFOU	AAA	DOTSR	DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOOR	0-069R 0-059R 0-059R 0-069R	DOSR DOSR DOSSR/DOSR DOSSR/DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
SA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREFBSAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX, R250 DIFFIO IX, R250 DIFFIO IX, R250 DIFFIO IX, R200 DIFFIO IX, R210 DIFFIO IX, R220 DIFFIO IX, R230	DIFFOUT, R210 DIFFOUT, R210 DIFFOUT, R210 DIFFOUT, R200 DIFFOUT, R200 DIFFOUT, R200 DIFFOUT, R200 DIFFOUT, R200 DIFFOUT, R200 DIFFOUT, R210 DIFFOUT, R210 DIFFOUT, R210 DIFFOUT, R210 DIFFOUT, R210 DIFFOUT, R220 DIFFOUT, R220 DIFFOUT, R220 DIFFOUT, R230 DIFFOUT, R230 DIFFOUT, R230 DIFFOUT, R230 DIFFOUT, R240 DIFFOUT, R250 DIFFOUT, R250	AAA	DOTOR	DOBR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DodR	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOSR DOSR DOSSR/COS DOSSR/COSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR D	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
SA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VIKERBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFO XX, R159, DIFFO XX, R159, DIFFO XX, R159, DIFFO XX, R200, DIFFO XX, DX, DX, DX, DX, DX, DX, DX, DX, DX,	DIFFOUR R150 DIFFOUR R150 DIFFOUR R150 DIFFOUR R150 DIFFOUR R250	AAA	DOTOR	DOSR	DOJR	DOOR	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOSR DOSR DOSSRCOSR DOSSRCOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR D	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
SA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX, R250 DIFFIO IX, R250 DIFFIO IX, R200 DIFFIO IX, R210 DIFFIO IX, R220 DIFFIO IX, R230 DIFFIO IX, R250	DIFFOUR AT 16 IN DIFFOU	AAA	DOTOR	DOBR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOOR	DOSR	DOSR	DOOR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX, R250 DIFFIO IX, R250 DIFFIO IX, R200 DIFFIO IX, R210 DIFFIO IX, R220 DIFFIO IX, R230 DIFFIO IX, R250	DIFFOUR AT 16 IN DIFFOU	AAA1 W1 AAA1 W2 AAA1 W2 AAA1 W2 AAA1 W3 AAA1 AAA1	DOTOR	DOBR	DOJR	DOOR	DOSR DOSR DOSSR DOSSR DOSR DOSR DOSR DOS	DOSR	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
SA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VIKEPBOAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX, R250	DIFFOUT, R250	AAA	DOTSR	DOBR	DOJR	DOOR	DOSR	DOSR	DOOR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO TX, R240 DIFFIO TX, R250 DIFFIO TX, R250 DIFFIO TX, R200 DIFFIO TX, R210 DIFFIO TX, R210 DIFFIO TX, R210 DIFFIO TX, R210 DIFFIO TX, R220 DIFFIO TX, R230 DIFFIO TX, R230 DIFFIO TX, R240 DIFFIO TX, R250 DIFFIO TX, R25	DIFFOUT Ratio DIFFOUR RATIO DIFFOUR RADIO DIFFOUR RAZIO DIFFOUR RADIO DIFFOU	AAA1 W1 AAA1 W2 AAA1 W2 AAA1 W3 AAA1	DOTOR	DOBR	DOJR	DOOR	DOSR	DOSR	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
SA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREFBSAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX, R250 DIFFIO IX, R250 DIFFIO IX, R200 DIFFIO IX, R210 DIFFIO IX, R220 DIFFIO IX, R200 DIFFIO DIX, R200	DIFFOUT R156 DIFFOUT R156 DIFFOUT R156 DIFFOUT R156 DIFFOUT R250	AAA1 W1 AAA1 W2 AAA1 W2 W3 AAA1 W3 W4 W5 W6 W6 W6 W6 W6 W6 W6	DOTOR	DOSR	DOJR	DOOR	DOSR	DOSR DOSR DOSR DOSR DOSR DOSR DOSR DOSR	DOZER	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX. R250	DIFFOUR 28 to 16 DIFFOU	AAA1 W1 AAA1 W2 AAA1 W2 AAA1 W3 AAA1 A	DOTSR	DOSR	DOJR	DOOR	DOSR	DOSR DOSR DOSSR DOSSR DOSSR DOSSR DOSSR DOSR DO	DOZR	DOTR DOSTRICOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WRETBOAND WRETBO	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX. R250	DIFFOUR 18-10 DI	AAA1 W1 AAA1 W2 AAA1 W3 AAA1 W3 AAA1 W3 AAA1 W3 AAA1 AA	DOTOR	DOSR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOOR	DOSR	DOSR DOSR DOSSR DOSSR DOSR DOSR DOSR DOS	DOJR	DOTR DOSTRICOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREFBSAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX, R250	DIFFOUR 28 to 10 DIFFOU	AAA1 W1 AAA1 W2 AAA1 W2 W3 AAA1 W3 W4 W4 W4 W5 W6 W6 W6 W6 W6 W6 W6	DOTSR	DOMR	DOJR DOJR DOJR DOJR DOJR DOJR DOJR DOJR	DOOR	DOSR	DOSR	DOZER	DOTR DOSTRICOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFO TX, R250 DIFFO	DIFFOUR 28 to DI	AAA1 W1 AAA1 W2 AAA1 W3 AAA1 W3 AAA1 W3 AAA1	DOTOR	DOSR	DOJR	DOOR	DOSR	DOSR	DOZER	DOTR DOSTRICOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREFBSAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX. R250	DIFFOUR 28 to 16 to 17 to 18 t	AAA1 W1 AAA1 W2 AAA1 W2 W3 AAA1 W3 W4 W4 W4 W5 W6 W6 W6 W6 W6 W6 W6	DOTOR	DOMR	DOJR	DOOR	DOSR	DOSR	DOZER	DOTR DOSTRICOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND WRE	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO TX. R269 DIFFIO TX. R269 DIFFIO TX. R269 DIFFIO TX. R279 DIFFIO TX. R27	DIFFOUT Ratio	AAA1 W1 AAA1 W2 AAA1 W3 AAA1 W3 AAA1 W3 AAA1 W3 AAA1 AA	DOTOR	DOSR	DOJR	DOOR	DOSR	DOSR	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
SA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREFBSAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		SPEPIO, S.K., R159	DIFFOUR 28 to 10 DIFFOU	AAA1 W1 AAA1 W2 AAA1 W2 W3 W4 W4 W5 W6 W6 W6 W6 W6 W6 W6	DOTOR	DOMR	DOJR	DOOR	DOSE	DOSR	DOZR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	VIKETBOAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX. R250	DIFFOUT, R150 DIFFOUT, R150 DIFFOUT, R150 DIFFOUT, R250 DI	AAA1 W1 AAA1 W2 AAA1 W2 AAA1 W3 AAA1	DOTOR	DOSR	DOJR	DOOR	DOSR	DOSR	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
5A 5	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WREPBAND	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		SPEPO R. R. R190	DIFFOUR 28 to DI	AAA1 W1 AAA1 W2 AAA1 W3 AAA1 W3 AAA1 W3 AAA1 W3 AAA1 AAA1	DOTOR	DOSR	DOJR	DOZR	DOSR	DOSR	DOZER	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR
EA	RIOS RIOS RIOS RIOS RIOS RIOS RIOS RIOS	WRETBOAND WRETBO	CLK10 CLK9	DIFFCLK_2p DIFFCLK_3n		DIFFIO IX. R250	DIFFOUR 28 to 10 DIFFOU	AAA1 W1 AAA1 W2 AAA1 W2 AAA1 W3 AAA1	DOTOR	DOSR	DOJR DOJR	DOOR	DOSR	DOSR DOSR	DOJR	DOTR DOTR DOTR DOTR DOTR DOTR DOTR DOTR



4																	Version 1.1
Bank number	I/O Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
6A	RIO8 RIO8	VREFB6AN0 VREFB6AN0	10			DIFFIO_RX_R31p DIFFIO_TX_R32n	DIFFIN_R32n*	P4 R9	H4 K8	DQ9R	DQ5R	DQ3R	DQ1R	DQ3R DQ3R	DQ2R	DQ1R DQ1R	+
6A	RIO8 RIO8	VREFB6AN0 VREFB6AN0	10			DIFFIO_RX_R32n DIFFIO_TX_R32p	DIFFOUT R32n	J1 T10	K4 K9	DQ9R	DQ5R	DQ3R	DQ1R	DQ3R	DQ2R	DQ1R	
6A	RIO8	VREFB6AN0	10			DIFFIO_RX_R32p	DIFFOUT_R32p	J2	K5	DQ9R	DQ5R	DQ3R	DQ1R	DQ3R	DQ2R	DQ1R	+
	RIO9 RIO9	VREFB6AN0 VREFB6AN0	10			DIFFIO_TX_R33n DIFFIO_RX_R33n	DIFFIN_R33n*	H1		DQ8R DQ8R	DQ4R DQ4R	DQ2R	DQ1R DQ1R				
6A	RIO9	VREFB6AN0 VREFB6AN0	10			DIFFIO_TX_R33p	DIFFIN_R33p*	F1 G1		DQ8R DQ8R	DQ4R DQ4R	DQ2R DQ2R	DQ1R DQ1R				+
6A	RIO9	VREFB6AN0	10			DIFFIO_RX_R33p	DIFFOUT_R33p	E1									
	RIO9 RIO9	VREFB6AN0 VREFB6AN0	10			DIFFIO_TX_R34n DIFFIO_RX_R34n	DIFFIN_R34n*	P7		DQSn8R DOSP	DQ4R DQ4R	DQ2R DQ2R	DQ1R DQ1R				
6A	RIO9	VREFB6AN0	IO			DIFFIO TX R34p	DIFFIN R34p*	R8		DQ8R DQS8R	DQ4R/CQn4R	DQ2R/CQn2R	DQ1R DQ1R				
6A	RIO9 RIO9	VREFB6AN0 VREFB6AN0	10			DIFFIO_RX_R34p DIFFIO_TX_R35n	DIFFOUT_R34p	D2 N3	-	DQSn7R	DQSn4R/DQ4R	DQSn2R/DQ2R	DQ1R				
6A	RIO9	VREFB6AN0	10			DIFFIO_RX_R35n	DIFFOUT_R35n	N4		DQ7R	DQ4R	DQ2R	DQ1R				+
		VREFB6AN0	10			DIFFIO_TX_R35p	DIFFIN_R35p*	M3		DQS7R	DQS4R/CQ4R	DQS2R/CQ2R	DQ1R				
	RIO9 RIO9	VREFB6AN0 VREFB6AN0	10			DIFFIO_RX_R35p DIFFIO_TX_R36n	DIFFOUT_R35p DIFFIN_R36n*	Nb Pa		DO7R	DO4R	DQ2R	DQ1R				
		VREFB6AN0 VREFB6AN0	10			DIFFIO RX R36n	DIFFOUT R36n	C1		DQ7R	DQ4R	DQ2R	DQ1R				•
6A 6A	RIO9 RIO9	VREFB6AN0 VREFB6AN0	10			DIFFIO_TX_R36p DIFFIO_RX_R36p		P10 C2		DQ7R	DQ4R	DQ2R	DQ1R				
6A	RIO10	VREFB6AN0	10		DATA7	DIFFIO_TX_R37n	DIFFIN_R37n*	K2	B1	DQ6R	DQ3R	DQ2R	DQ1R	DQ2R	DQ1R		
6A	RIO10 RIO10	VREFB6AN0 VREFB6AN0	10		DATA6 DATA5	DIFFIO_RX_R37n DIFFIO_TX_R37p		M4 K3	C2 A2	DQ6R DQ6R	DQ3R DQ3R	DQ2R DQ2R	DQ1R DQ1R	DQ2R DQ2R	DQ1R DQ1R		
6A		VREFB6AN0	10		DATA4	DIFFIO_RX_R37p	DIFFOUT_R37p	L4	C3								+
6A	RIO10	VREFB6AN0	10		DATA3	DIFFIO_TX_R38n	DIFFIN_R38n*	P6	H6	DQSn6R	DQ3R	DQ2R	DQ1R	DQSn2R	DQ1R		
6A 6A	RIO10 RIO10	VREFB6AN0 VREFB6AN0	10		DATA2 DATA1	DIFFIO_RX_R38n DIFFIO_TX_R38p	DIFFOUT_R38n DIFFIN R38p*	G2 N6	G3 H7	DQ6R DQS6R	DQ3R DQ3R/CQn3R	DQ2R DQ2R	DQ1R DQ1R	DQ2R DQS2R	DQ1R DQ1R/CQn1R		+
6A	RIO10	VREFB6AN0	10		CLKUSR	DIFFIO_RX_R38p	DIFFOUT_R38p	F2	G4								
6A 6A	RIO10 RIO10	VREFB6AN0 VREFB6AN0	10			DIFFIO_TX_R39n DIFFIO_RX_R39n		J4 .13	E3 F3	DQSn5R DQ5R	DQSn3R/DQ3R DQ3R	DQ2R DQ2R	DQ1R DQ1R	DQSn1R DQ1R	DQSn1R/DQ1R DQ1R		
6A	RIO10	VREFB6AN0	10		<u> </u>	DIFFIO_TX_R39p	DIFFIN_R39p*	J5	D3	DQS5R	DQS3R/CQ3R	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQS1R	DQS1R/CQ1R		
6A	RIO10	VREFB6AN0	10	1	DEV_OE	DIFFIO_RX_R39p	DIFFOUT_R39p	H3	F4 G5	DQ5R	DQ3R	DQ2R	DQ1R	DQ1R	DQ1R		4
6A	RIO10 RIO10	VREFB6AN0 VREFB6AN0	10	 	1	DIFFIO_TX_R40n DIFFIO_RX_R40n	DIFFOUT R40n	N9 K4	G5 E4	DQ5R DQ5R	DQ3R DQ3R	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R	DQ1R DQ1R		+
6A	RIO10	VREFB6AN0 VREFB6AN0	10		DEV_CLRn	DIFFIO_TX_R40p DIFFIO_RX_R40p	DIFFIN_R40p*	N10	G6	DQ5R	DQ3R	DQ2R			DQ1R		
6B	RIO10 RIO11	VREFB6BN0	10			DIFFIO_RX_R4Up DIFFIO_TX_R41n	DIFFOUT_R40p DIFFIN_R41n*	M5	F5	DQ4R	DQ3R DQ2R	DQ1R	DQ1R	DQ1R	DQ1R		
	RIO11	VREFB6BN0	10			DIFFIO_RX_R41n	DIFFOUT_R41n	G3		DQ4R	DQ2R	DQ1R					-
6B	RIO11 RIO11	VREFB6BN0 VREFB6BN0	10			DIFFIO_TX_R41p DIFFIO_RX_R41p	DIFFIN_R41p*	M6 H4	-	DQ4R	DQ2R	DQ1R					
6B	RIO11	VREFB6BN0	10			DIFFIO_TX_R42n	DIFFIN_R42n*	N7		DQSn4R	DQ2R	DQ1R					+
6B		VREFB6BN0 VREFB6BN0	10			DIFFIO_RX_R42n		F3		DQ4R	DQ2R	DQ1R					
6B	RIO11 RIO11	VREFB6BN0	10			DIFFIO_TX_R42p DIFFIO_RX_R42p	DIFFOUT R42p	N8 F4		DQS4R	DQ2R/CQn2R	DQ1R/CQn1R					
6B		VREFB6BN0	10			DIFFIO_TX_R43n	DIFFIN_R43n*	D3		DQSn3R	DQSn2R/DQ2R	DQSn1R/DQ1R					
6B 6B	RIO11 RIO11	VREFB6BN0 VREFB6BN0	IO IO			DIFFIO_RX_R43n DIFFIO_TX_R43p	DIFFOUT_R43n DIFFIN R43n*	E3		DQ3R DQS3R	DQ2R DQS2R/CQ2R	DQ1R DQS1R/CQ1R					+
	RIO11	VREFB6BN0	IO			DIFFIO RX R43n	DIFFOLIT R43n	E4									
6B		VREFB6BN0 VREFB6BN0	10			DIFFIO_TX_R44n DIFFIO_RX_R44n	DIFFIN_R44n*	M9 K6	-	DQ3R DQ3R	DQ2R DQ2R	DQ1R DQ1R					
6B		VREFB6BN0	10			DIFFIO TX R44p	DIFFIN R44p*	M10									
6B	RIO11 RIO12	VREFB6BN0 VREFB6BN0	10			DIFFIO_RX_R44p DIFFIO_TX_R45n	DIFFOUT_R44p	K7		DQ3R DQ2R	DQ2R DQ1R	DQ1R DQ1R					
6B	RIO12	VREFB6BN0	10			DIFFIO RX R45n	DIFFOUT R45n	G4		DQ2R	DQ1R	DQ1R					
6B	RIO12	VREFB6BN0	10			DIFFIO_TX_R45p	DIFFIN_R45p*	J7		DQ2R	DQ1R	DQ1R					
6B 6B	RIO12 RIO12	VREFB6BN0 VREFB6BN0	IO IO			DIFFIO_RX_R45p DIFFIO_TX_R46n	DIFFIN R46n*	G5 M7		DQSn2R	DQ1R	DQ1R					+
6B	RIO12	VREFB6BN0	IO			DIFFIO_RX_R46n	DIFFOUT_R46n	C5		DQ2R	DQ1R	DQ1R					
6B	RIO12 RIO12	VREFB6BN0 VREFB6BN0	10			DIFFIO_TX_R46p	DIFFIN_R46p*	M8 D5		DQS2R	DQ1R/CQn1R	DQ1R					
6B	RIO12	VREFB6BN0	10			DIFFIO_RX_R46p DIFFIO_TX_R47n	DIFFIN_R47n*	F5		DQSn1R	DQSn1R/DQ1R	DQ1R					+
6B	RIO12 RIO12	VREFB6BN0 VREFB6BN0	10			DIFFIO_RX_R47n		C6		DQ1R	DQ1R DQS1R/CQ1R	DQ1R DQ1R					
6B		VREFB6BN0	10			DIFFIO_TX_R47p DIFFIO_RX_R47p	DIFFOUT R470	G6 D6		DQS1R	DUSTRICUTR	DQIR					+
6B	RIO12	VREFB6BN0	IO			DIFFIO_TX_R48n	DIFFIN_R48n*	L7		DQ1R	DQ1R	DQ1R					
6B 6B		VREFB6BN0 VREFB6BN0	IO			DIFFIO_RX_R48n DIFFIO_TX_R48p		H7 K8		DQ1R	DQ1R	DQ1R					
6B	RIO12 TIO12	VREFB6BN0	IO			DIFFIO_RX_R48p DIFFIO_RX_T1p	DIFFOUT_R48p	J8		DQ1R	DQ1R	DQ1R					+
7B	TIO12 TIO12	VREFB7BN0 VREFB7BN0	10			DIFFIO_RX_T1p DIFFIO_TX_T1p	DIFFOUT_T1p	F6 L11		DQ24T	DQ12T	DQ6T					
7B	TIO12	VREFB7BN0	10		<u> </u>	DIFFIO_RX_T1n	DIFFOUT_T1n	E6		DQ24T	DQ12T	DQ6T					
7B		VREFB7BN0	10	1	1	DIFFIO_TX_T1n		K11		DQ24T	DQ12T	DQ6T					4
7B	TIO12 TIO12	VREFB7BN0 VREFB7BN0	10	1	1	DIFFIO_RX_T2p DIFFIO_TX_T2p	DIFFIN_T2p*	G7 H9	-	DQS24T	DQS12T/CQ12T	DQ6T					+
7B	TIO12	VREFB7BN0	10			DIFFIO_RX_T2n	DIFFOUT_T2n	F7		DQ24T	DQ12T	DQ6T					
7B	TIO12 TIO12	VREFB7BN0 VREFB7BN0	10	1	1	DIFFIO_TX_T2n DIFFIO_RX_T3p	DIFFIN_T2n*	G9 F7	1	DQSn24T	DQSn12T/DQ12T	DQ6T					+
7B	TIO12	VREFB7BN0	IO			DIFFIO_TX_T3p	DIFFIN_T3p*	L10		DQS23T	DQ12T/CQn12T	DQ6T					
7B	TIO12 TIO12	VREFB7BN0	10	+	 	DIFFIO_RX_T3n	DIFFOUT_T3n	D7	1 -	DQ23T DQSn23T	DQ12T DQ12T	DQ6T DQ6T					+
7B		VREFB7BN0	10		1	DIFFIO_RX_T4p	DIFFOUT_T4p	H10	1								+
7B	TIO12	VREFB7BN0 VREFB7BN0	IO			DIFFIO_TX_T4p	DIFFIN_T4p*	F9		DQ23T	DQ12T	DQ6T					
7B	TIO12 TIO12	VREFB7BN0 VREFB7BN0	10	1	+	DIFFIO_RX_T4n DIFFIO_TX_T4n	DIFFOUT_T4n DIFFIN T4n*	G10 F8	1	DQ23T DQ23T	DQ12T DQ12T	DQ6T DQ6T	+	+	+	+	+
7B	TIO11	VREFB7BN0	IO			DIFFIO_RX_T5p	DIFFOUT_T5p	C8		DQ22T	DQ11T	DQ6T					
/B 7B	TIO11 TIO11	VREFB7BN0 VREFB7BN0	IO	1	1	DIFFIO_TX_T5p DIFFIO_RX_T5n	DIFFIN_TSp*	K12 C7	1	DQ22T	DQ11T	DQ6T					+
7B	TIO11	VREFB7BN0	IO			DIFFIO_TX_T5n	DIFFIN_T5n*	J11		DQ22T	DQ11T	DQ6T					
7B	TIO11	VREFB7BN0 VREFB7BN0	10	_	+ =	DIFFIO_RX_T6p	DIFFOUT_T6p DIFFIN T6o*	F10 J12		DQS22T	DQS11T/CQ11T	DQS6T/CQ6T	 	 			
7B	TIO11	VREFB7BN0 VREFB7BN0	10	1	1	DIFFIO_RX_T6n	DIFFOUT_T6n	J12 E9	-	DQS22T DQ22T	DQ11T	DQ6T					+
7B	TIO11	VREFB7BN0	IO			DIFFIO TX T6n	DIFFIN_T6n*	H12		DQSn22T	DQSn11T/DQ11T	DQSn6T/DQ6T					
7B 7B	TIO11 TIO11	VREFB7BN0 VREFB7BN0	IO IO	+		DIFFIO_RX_T7p DIFFIO_TX_T7p	DIFFOUT_T7p DIFFIN_T7p*	E10 M13	1	DQS21T	DQ11T/CQn11T	DQ6T/CQn6T			-	-	+
7B	TIO11	VREFB7BN0	IO			DIFFIO_RX_T7n	DIFFOUT_T7n	D9		DQ21T	DQ11T	DQ6T					
7B	TIO11	VREFB7BN0	10	1	1		DIFFIN_T7n*	L13 D10		DQSn21T	DQ11T	DQ6T					+
7B	TIO11 TIO11	VREFB7BN0 VREFB7BN0	10	 	1	DIFFIO_RX_T8p DIFFIO_TX_T8p	DIFFIN_T8p*	D10 J13	-	DQ21T	DQ11T	DQ6T					+
7B	TIO11	VREFB7BN0	IO			DIFFIO_RX_T8n	DIFFOUT_T8n	C10		DQ21T	DQ11T	DQ6T					
7B	TIO11	VREFB7BN0 VREFB7AN0	IO IO	RUP1	1	DIFFIO_TX_T8n	DIFFIN_180*	H13 G12	F7	DQ21T	DQ11T	DQ6T	-	-	-	-	+
7A 7A		VREFB7AN0	IO	PLL2_CLKOUT1p				K14	K10								
7A		VREFB7AN0 VREFB7AN0	10	RDN1 PLL2_CLKOUT1n		ļ —		G11 J14	G7 J9								+
7A 7A		VREFB7AN0	10	LLZ_CLROUTIN	<u> </u>	DIFFIO_RX_T9p	DIFFOUT_T9p	G13	F9	DQ20T	DQ10T	DQ5T	DQ2T	DQ14T	DQ7T	DQ3T	DQ1T



کشر		<u> </u>															Version 1.1
			Pin Function	Optional Function	Configuration Function	Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
7A 7A	TIO10	VREFB7AN0 VREFB7AN0	10			DIFFIO RX T9n	DIFFIN_T9p* DIFFOUT T9n	H15 F13	H10 F8	DQ20T	DQ10T	DQST	DQ2T	DQ14T	DQ7T	DQ3T	DQ1T
		VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T9n DIFFIO_RX_T10p	DIFFIN_T9n*	G15	G10 F10	DQ20T	DQ10T	DQ5T	DQ2T	DQ14T	DQ7T	DQ3T	DQ1T
7A	TIO10	VREFB7AN0	10			DIFFIO_TX_T10p	DIFFIN_T10p*	F12	E6	DQS20T	DQS10T/CQ10T	DQ5T	DQ2T	DQS14T	DQS7T/CQ7T	DQ3T	DQ1T
7A 7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T10n DIFFIO_TX_T10n		A2 E12	E10 D5	DQ20T DQSn20T	DQ10T DQSn10T/DQ10T	DQ5T DQ5T	DQ2T DQ2T	DQ14T DQSn14T	DQ7T DQSn7T/DQ7T	DQ3T DQ3T	DQ1T DQ1T
7A	TIO10	VREFB7AN0	10			DIFFIO_RX_T11p	DIFFOUT_T11p	C3	D4 K11	DQS19T	DQ10T/CQn10T	DQ5T	DQ2T	DQS13T	DQ7T/CQn7T	DQ3T	DQ1T
	TIO10	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T11p DIFFIO_RX_T11n	DIFFOUT T11n	K15 B4	C4	DQ19T	DQ10T	DQ5T	DQ2T	DQ13T	DQ7T	DQ3T	DQ1T
7A 7A	TIO10	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T11n DIFFIO_RX_T12p	DIFFIN_T11n* DIFFOLIT_T12n	J15 E13	J10 B3	DQSn19T	DQ10T	DQ5T	DQ2T	DQSn13T	DQ7T	DQ3T	DQ1T
7A	TIO10	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T12p DIFFIO_RX_T12n	DIFFIN_T12p*	D12	A5 A3	DQ19T DQ19T	DQ10T	DQ5T DQ5T	DQ2T	DQ13T	DQ7T DQ7T	DQ3T DQ3T	DQ1T DQ1T
7A	TIO10	VREFB7AN0	10			DIFFIO TX T12n	DIFFIN T12n*	D13 D11	A4	DQ19T	DQ10T DQ10T	DQ5T	DQ2T DQ2T	DQ13T DQ13T	DQ7T	DQ3T	DQ1T
7A 7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T13p DIFFIO_TX_T13p	DIFFOUT_T13p	B3 K16	E7	DQ18T	DQ9T	DQ5T	DQ2T	DQ12T	DQ6T	DQ3T	DQ1T
	TIO9	VREFB7AN0	10			DIFFIO_RX_T13n	DIFFOUT_T13n	A3	D7	DQ18T	DQ9T	DQ5T	DQ2T	DQ12T	DQ6T	DQ3T	DQ1T
7A	TIO9	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T13n DIFFIO_RX_T14p	DIFFOUT_T14p	J16 A5	F11 D6	DQ18T	DQ9T	DQ5T	DQ2T	DQ12T	DQ6T	DQ3T	DQ1T
		VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T14p DIFFIO_RX_T14n	DIFFIN_T14p*	G14 A4	E9 C5	DQS18T DQ18T	DQS9T/CQ9T DQ9T	DQS5T/CQ5T DQ5T	DQ2T DQ2T	DQS12T DQ12T	DQS6T/CQ6T DQ6T	DQS3T/CQ3T DQ3T	DQ1T DQ1T
7A	TIO9	VREFB7AN0	10			DIFFIO TX T14n	DIFFIN T14n*	F15	D9	DQSn18T	DQSn9T/DQ9T	DQSn5T/DQ5T	DQ2T	DQSn12T	DQSn6T/DQ6T	DQSn3T/DQ3T	DQ1T
7A 7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T15p DIFFIO_TX_T15p	DIFFOUT_T15p DIFFIN_T15p*	C9 L16	C7 J12	DQS17T	DQ9T/CQn9T	DQ5T/CQn5T	DQ2T	DQS11T	DQ6T/CQn6T	DQ3T/CQn3T	DQ1T
		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T15n DIFFIO_TX_T15n	DIFFOUT_T15n	B9 K17	C6 J11	DQ17T DQSn17T	DQ9T DQ9T	DQ5T DQ5T	DQ2T DQ2T	DQ11T DQSn11T	DQ6T DQ6T	DQ3T DQ3T	DQ1T DQ1T
7A	TIO9	VREFB7AN0	10			DIFFIO RX T16p	DIFFOUT T16p	B6	D8								
7A	TIO9	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T16p DIFFIO_RX_T16n	DIFFOUT_T16n	B7 A6	D10 C8	DQ17T DQ17T	DQ9T DQ9T	DQ5T DQ5T	DQ2T DQ2T	DQ11T DQ11T	DQ6T DQ6T	DQ3T DQ3T	DQ1T DQ1T
	TIO9	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T16n DIFFIO_RX_T17p	DIFFIN_T16n*	A7 D14	C10 E12	DQ17T DQ16T	DQ9T DQ8T	DQ5T DQ4T	DQ2T DQ2T	DQ11T DQ10T	DQ6T DQ5T	DQ3T DQ2T	DQ1T DQ1T
7A	TIO8	VREFB7AN0	10			DIFFIO_TX_T17p	DIFFIN_T17p*	J17	G12								
7A 7A	TIO8	VREFB7AN0 VREFB7AN0	10		1	DIFFIO_RX_T17n DIFFIO_TX_T17n	DIFFOUT_T17n DIFFIN T17n*	C15 H16	D12 F12	DQ16T DQ16T	DQ8T DQ8T	DQ4T DQ4T	DQ2T DQ2T	DQ10T DQ10T	DQ5T DQ5T	DQ2T DQ2T	DQ1T DQ1T
7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T18p DIFFIO_TX_T18p	DIFFOUT_T18p	A9 E15	C9 D11	DQS16T	DQS8T/CQ8T	DQ4T	DQS2T/CQ2T	DQS10T	DQS5T/CQ5T	DQ2T	DQS1T/CQ1T
7A	TIO8	VREFB7AN0	10			DIFFIO_RX_T18n	DIFFOUT_T18n	A8	B9	DQ16T	DQ8T	DQ4T	DQ2T	DQ10T	DQ5T	DQ2T	DQ1T
		VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T18n DIFFIO_RX_T19p	DIFFIN_T18n* DIFFOLIT_T19n	D15 C13	C11	DQSn16T	DQSn8T/DQ8T	DQ4T	DQSn2T/DQ2T	DQSn10T	DQSn5T/DQ5T	DQ2T	DQSn1T/DQ1T
7A	TIO8	VREFB7AN0	10			DIFFIO_TX_T19p	DIFFIN_T19p*	H18	K13	DQS15T	DQ8T/CQn8T	DQ4T	DQ2T/CQn2T	DQS9T	DQ5T/CQn5T	DQ2T	DQ1T/CQn1T
7A 7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T19n DIFFIO_TX_T19n	DIFFOUT_T19n DIFFIN_T19n*	C12 G18	F13 K12	DQ15T DQSn15T	DQ8T DQ8T	DQ4T DQ4T	DQ2T DQ2T	DQ9T DQSn9T	DQ5T DQ5T	DQ2T DQ2T	DQ1T DQ1T
7A 7A	TIO8	VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T20p DIFFIO_TX_T20p	DIFFOUT_T20p	F16 D16	E13 C13	DO15T	DQ8T	DOAT	DOZT	DOST	DOST	DO2T	DO1T
7A	TIO8	VREFB7AN0	10			DIFFIO_RX_T20n	DIFFOUT_T20n	E16	D13	DQ15T	DQ8T	DQ4T	DQ2T	DQ9T	DQ5T	DQ2T	DQ1T
7A 7A	TIO8	VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T20n DIFFIO_RX_T21p	DIFFIN_T20n* DIFFOUT T21p	C16 B13	C12 B6	DQ15T DQ14T	DQ8T DQ7T	DQ4T DQ4T	DQ2T DQ2T	DQ9T DQ8T	DQ5T DQ4T	DQ2T DQ2T	DQ1T DQ1T
		VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T21p DIFFIO_RX_T21n	DIFFIN_T21p*	G17	K14	DQ14T	DQ7T	DQ4T	DQ2T	DQ8T	DQ4T	DQ2T	DQ1T
7A	TIO7	VREFB7AN0	10			DIFFIO TX T21n	DIFFIN T21n*	B12 G16	A6 J14	DQ14T	DQ/T DQ/T	DQ4T	DQ2T	DQ8T	DQ4T	DQ2T	DQ1T
7A 7A	TIO7	VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T22p DIFFIO_TX_T22p	DIFFOUT_T22p DIFFIN T22o*	A12 B10	A10 A8	DQS14T	DQS7T/CQ7T	DQS4T/CQ4T	DQ2T	DQS8T	DQS4T/CQ4T	DQS2T/CQ2T	DQ1T
		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T22n DIFFIO_TX_T22n	DIFFOUT_T22n	A11 A10	A9 A7	DQ14T DQSn14T	DQ7T DQSn7T/DQ7T	DQ4T DQSn4T/DQ4T	DQ2T DQ2T	DQ8T DQSn8T	DQ4T DQSn4T/DQ4T	DQ2T DQSn2T/DQ2T	DQ1T DQ1T
	TIO7	VREFB7AN0	10			DIFFIO_RX_T23p	DIFFOUT_T23p	A14	B12								
7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_TX_T23p DIFFIO_RX_T23n	DIFFIN_T23p*	M17 A13	G14 A11	DQS13T DQ13T	DQ7T/CQn7T DQ7T	DQ4T/CQn4T DQ4T	DQ2T DQ2T	DQS7T DQ7T	DQ4T/CQn4T DQ4T	DQ2T/CQn2T DQ2T	DQ1T DQ1T
	TIO7	VREFB7ANO VPEFB7ANO	10			DIFFIO_TX_T23n	DIFFIN_T23n*	M16	F14 A13	DQSn13T	DQ7T	DQ4T	DQ2T	DQSn7T	DQ4T	DQ2T	DQ1T
7A 7A	TIO7	VREFB7AN0	10			DIFFIO_RX_T24p DIFFIO_TX_T24p DIFFIO_RX_T24n	DIFFOUT_T24p DIFFIN_T24p*	B15 B16	A15	DQ13T	DQ7T DQ7T	DQ4T	DQ2T	DQ7T	DQ4T	DQ2T	DQ1T
7A 7A		VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_T24n DIFFIO_TX_T24n		A15 A16	A12 A14	DQ13T DQ13T	DQ7T DQ7T	DQ4T DQ4T	DQ2T DQ2T	DQ7T DQ7T	DQ4T DQ4T	DQ2T DQ2T	DQ1T DQ1T
8A		VREFB8AN0	CLK12	DIFFCLK_4p		DII TIO_TX_124II	5111101241	F18	D15	Dato	Day	Duri	Dag. 1	DQFT	DQVI	Duct	- DQTT
7A 8A		VREFB7AN0 VREFB8AN0	CLK13 CLK14	DIFFCLK_5p DIFFCLK_4n				K18 F17	D14 C15								+
7A		VREFB7AN0 VREFB8AN0	CLK15	DIFFCLK_5n		DIFFIO_RX_T25p	DIFFOUR TOC-	J18 D18	C14 C16	DQ12T	DQ6T	DQ3T	DQ1T	DQ6T	DQ3T	DQ1T	
8A	TIO6	VREFB8AN0	10			DIFFIO_TX_T25p DIFFIO_TX_T25p DIFFIO_RX_T25n	DIFFIOUT_125p*	N19	F16								+
8A 8A		VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T25n DIFFIO_TX_T25n	DIFFOUT_T25n DIFFIN_T25n*	D17 M18	B15 F15	DQ12T DQ12T	DQ6T DQ6T	DQ3T DQ3T	DQ1T DQ1T	DQ6T DQ6T	DQ3T DQ3T	DQ1T DQ1T	+
8A	TIO6	VREFB8ANO	10			DIFFIO_RX_T26p DIFFIO_TX_T26p	DIFFOUT_T26p	C18	A18	DQS12T	DQS6T/CQ6T	DQS3T/CQ3T	DQ1T	DQS6T	DQS3T/CQ3T	DQS1T/CQ1T	
8A	TIO6	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T26n	DIFFOUT_T26n	A18 B18	B16 A17	DQ12T	DQ6T	DQ3T	DQ1T	DQ6T	DQ3T	DQ1T	
		VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T26n DIFFIO_RX_T27p	DIFFIN_T26n*	A17 B19	A16 E15	DQSn12T	DQSn6T/DQ6T	DQSn3T/DQ3T	DQ1T	DQSn6T	DQSn3T/DQ3T	DQSn1T/DQ1T	+
8A	TIO6	VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T27p DIFFIO_RX_T27n	DIFFIN_T27p*	G19	H15	DQS11T DQ11T	DQ6T/CQn6T DQ6T	DQ3T/CQn3T DQ3T	DQ1T DQ1T	DQS5T DQ5T	DQ3T/CQn3T DQ3T	DQ1T/CQn1T DQ1T	
8A	TIO6	VREFB8AN0	10	1	1	DIFFIO_TX_T27n	DIFFIN_T27n*	F19	G15	DQ11T DQSn11T	DQ6T DQ6T	DQ3T DQ3T	DQ1T DQ1T	DQ5T DQSn5T	DQ3T DQ3T	DQ1T DQ1T	+
		VREFB8AN0 VREFB8AN0	10	1	1	DIFFIO_RX_T28p DIFFIO_TX_T28p	DIFFOUT_T28p DIFFIN_T28o*	D19 A21	A20 C19	DQ11T	DQ6T	DQ3T	DQ1T	DQ5T	DQ3T	DQ1T	+ = =
8A	TIO6	VREFB8ANO VPEERRANO	10			DIFFIO_RX_T28n	DIFFOUT_T28n	C19	A19	DQ11T	DQ6T	DQ3T	DQ1T	DQ5T	DQ3T	DQ1T	
8A	TIO5	VREFB8AN0 VREFB8AN0	10		1	DIFFIO_TX_T28n DIFFIO_RX_T29p	DIFFOUT_T29p	A20 C21	B19 D17	DQ11T DQ10T	DQ6T DQ5T	DQ3T DQ3T	DQ1T DQ1T	DQ5T DQ4T	DQ3T DQ2T	DQ1T DQ1T	+
8A A8	TIO5 TIO5	VREFB8AN0 VREFB8AN0	10			DIFFIO TX T29n	DIFFIN T29n*	K20 B21	L15 C17	DQ10T	DOST	DOST	DOIT	DOAT	DOST	DOIT	
8A	TIO5	VRFFB8AN0	10			DIFFIO_RX_T29n DIFFIO_TX_T29n	DIFFIN_T29n*	J20	K15	DQ10T	DQ5T DQ5T	DQ3T DQ3T	DQ1T DQ1T	DQ4T DQ4T	DQ2T DQ2T	DQ1T DQ1T	
8A 8A	TIO5 TIO5	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T30p DIFFIO_TX_T30p	DIFFOUT_T30p DIFFIN_T30p*	E19 A23	D18 D21	DQS10T	DQS5T/CQ5T	DQ3T	DQS1T/CQ1T	DQS4T	DQS2T/CQ2T	DQ1T	+-
8A	TIO5	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T30n DIFFIO_TX_T30n	DIFFOUT T30n	E18 A22	C18 C21	DQ10T DQSn10T	DQ5T DQSn5T/DQ5T	DQ3T DQ3T	DQ1T DQSn1T/DQ1T	DQ4T	DQ2T	DQ1T DQ1T	
8A	TIO5	VREFB8AN0	10			DIFFIO_RX_T31p	DIFFOUT_T31p	C22	D20					DQSn4T	DQSn2T/DQ2T		
		VREFB8AN0 VREFB8AN0	10		<u> </u>	DIFFIO TY T316	DIFFIN T310*	J19 B22	G17 D19	DQS9T DQ9T	DQ5T/CQn5T DQ5T	DQ3T DQ3T	DQ1T/CQn1T DQ1T	DQS3T DQ3T	DQ2T/CQn2T DQ2T	DQ1T DQ1T	+
	TIO5	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T31n DIFFIO_TX_T31n		H19	F17	DQ9T DQSn9T	DQ5T DQ5T	DQ3T	DQ1T DQ1T	DQ3T DQSn3T	DQ2T	DQ1T	
8A	TIO5	VREFB8AN0	10	1	1	DIFFIO_RX_T32p DIFFIO_TX_T32p	DIFFIN_T32p*	B24 B25	L19 J21	DQ9T	DQ5T	DQ3T	DQ1T	DQ3T	DQ2T	DQ1T	+
8A	TIO5	VREFB8AN0 VREFB8AN0	10	1	1	DIFFIO_RX_T32n DIFFIO_TX_T32n	DIFFOUT_T32n	A24 A25	K20 J20	DQ9T DQ9T	DQ5T DQ5T	DQ3T DQ3T	DQ1T DQ1T	DQ3T DQ3T	DQ2T DQ2T	DQ1T DQ1T	+
8A	TIO4	VREFB8AN0	10			DIFFIO_RX_T33p	DIFFOUT_T33p	A27	F22	DQ8T	DQ4T	DQ2T	DQ1T	DQ3T	DQ1T	pan	
	TIO4	VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T33p DIFFIO_RX_T33n	DIFFIN_T33p* DIFFOUT T33n	G21 A26	K16 E22	DQ8T	DQ4T	DQ2T	DQ1T	DQ2T	DQ1T		+
8A	TIO4	VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T33n DIFFIO_RX_T34p	DIFFIN_T33n*	G20 D21	J16 G24	DQ8T	DQ4T	DQ2T	DQ1T	DQ2T	DQ1T		
8A	TIO4	VREFB8AN0	10			DIFFIO_TX_T34p	DIFFIN_T34p*	C28	F24	DQS8T	DQS4T/CQ4T	DQS2T/CQ2T	DQ1T	DQS2T	DQS1T/CQ1T		
8A	TIO4	VREFB8AN0	10			DIFFIO_RX_T34n	DIFFOUT_T34n	D20	F23	DQ8T	DQ4T	DQ2T	DQ1T	DQ2T	DQ1T	1	



	/O Module Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
8A	TIO4	VREFB8AN0	10			DIFFIO TX T34n	DIFFIN T34n*	B27	E24	DQSn8T	DQSn4T/DQ4T	DQSn2T/DQ2T	DQ1T	DQSn2T	DQSn1T/DQ1T	, , , , , ,	
8A	FIO4	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T35p DIFFIO_TX_T35p DIFFIO_RX_T35n	DIFFOUT_135p DIFFIN_T35p*	D23 G23	F21 K18	DQS7T	DQ4T/CQn4T	DQ2T/CQn2T	DQ1T	DQS1T	DQ1T/CQn1T		
	FIO4	VREFB8AN0	10			DIFFIO_RX_T35n	DIFFOUT_T35n	C24	E21	DQ7T	DQ4T DQ4T	DQ2T	DQ1T	DQ1T DQSn1T	DQ1T		
	TIO4	VREFB8AN0 VREFB8AN0	10		CRC_ERROR	DIFFIO_TX_T35n DIFFIO_RX_T36p	DIFFOUT T360	F23 F24	J17 E19	DQSn7T	DQ41	DQ2T	DQ1T	DQSn11	DQ1T		
8A	TIO4	VREFB8AN0	10			DIFFIO_TX_T36p	DIFFIN_T36p*	D24	G19	DQ7T	DQ4T		DQ1T		DQ1T		
	FIO4	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T36n DIFFIO_TX_T36n	DIFFOUT_T36n DIFFIN T36n*	E24 C25	E18 G18	DQ7T DQ7T	DQ4T DQ4T		DQ1T DQ1T	DQ1T DQ1T	DQ1T DQ1T		-
8A	TIO3	VREFB8AN0	10			DIFFIO_RX_T37p	DIFFOUT_T37p	F21		DQ6T	DQ3T	DQ2T	DQ1T				
8A 8A	FIO3	VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T37p DIFFIO_RX_T37n	DIFFIN_T37p*	N20 F21		DQ6T	DQ3T	DQ2T	DQ1T				
8A	TIO3	VREFB8AN0	IO			DIFFIO_TX_T37n	DIFFIN_T37n*	M20		DQ6T	DQ3T	DQ2T	DQ1T				
8A	FIO3	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T38p	DIFFOUT_T38p	D27 D25		DQS6T	DQS3T/CQ3T	DQ2T	DQ1T				
8A	TIO3	VREFB8AN0	10			DIFFIO_TX_T38p DIFFIO_RX_T38n	DIFFOUT_T38n	C27		DQ6T	DQ3T	DQ2T	DQ1T				
8A	FIO3	VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T38n DIFFIO_RX_T39p	DIFFIN_T38n*	C26 E22		DQSn6T	DQSn3T/DQ3T	DQ2T	DQ1T				
8A	TIO3	VREFB8AN0	10			DIFFIO_TX_T39p DIFFIO_RX_T39n	DIFFIN_T39p*	H21		DQS5T DQST	DQ3T/CQn3T	DQ2T DQ2T	DQ1T				
8A	TIO3	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T39n DIFFIO_TX_T39n	DIFFOUT_T39n	D22 G22		DQ5T DQSn5T	DQ3T DQ3T	DQ2T DQ2T	DQ1T DQ1T				
8A	TIO3	VREFB8AN0	10			DIFFIO_RX_T40p	DIFFOUT_T40p	D29									
	FIO3	VREFB8AN0 VREFB8AN0	10			DIFFIO_TX_T40p DIFFIO_RX_T40n	DIFFIN_T40p*	C30 D28		DQ5T DQ5T	DQ3T DQ3T	DQ2T DQ2T	DQ1T DQ1T				
8A	TIO3	VREFB8AN0	10			DIFFIO_TX_T40n	DIFFIN_T40n*	C29		DQ5T	DQ3T	DQ2T	DQ1T				
8A		VREFB8AN0 VREFB8AN0	10	RUP2 PLL1_CLKOUT1p				E25	L21 K19								
8A		VREFB8AN0	10	RDN2				M21 D26	K21								+
8A		VREFB8AN0 VREFB8AN0	10	PLL1_CLKOUT1n PLL1_CLKOUT2p				L21 F26	J18 F20								
8A		VREFB8AN0	10	PLL1_CLKOUT3p	<u> </u>		<u> </u>	K21	J19	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>		<u> </u>
8A	-	VREFB8AN0 VREFB8AN0	10	PLL1_CLKOUT2n PLL1_CLKOUT3n		1		F25	F19 H19	1		1					↓
8B	TIO2	VREFB8BN0	10	FELT_GEROUT3n		DIFFIO_RX_T41p	DIFFOUT_T41p	J21 G25	шія	DQ4T	DQ2T	DQ1T					
8B	ΠΟ2	VREFB8BN0	10			DIFFIO_TX_T41p DIFFIO_RX_T41n	DIFFIN_T41p*	K23									
8B	TIO2 TIO2	VREFB8BN0 VREFB8BN0	10	1	1	DIFFIO TX T41n	DIFFIN T41n*	G24 J22	+	DQ4T DQ4T	DQ2T DQ2T	DQ1T DQ1T	 	 		 	+
8B	TIO2	VREFB8BN0	10			DIFFIO_RX_T42p DIFFIO_TX_T42p DIFFIO_RX_T42n	DIFFOUT_T42p	J27		DQS4T	DQS2T/CQ2T	DQS1T/CQ1T					
8B	TIO2	VREFB8BN0 VREFB8BN0	10			DIFFIO_TX_142p	DIFFOUT T42n	H27 J28		DQS41 DQ4T	DQS21/CQ21 DQ2T	DQS11/CQ11					
	ΠΟ2	VREFB8BN0	10			DIFFIO TX T42n	DIFFIN T42n*	G26		DQSn4T	DQSn2T/DQ2T	DQSn1T/DQ1T					
8B 8B	TIO2 TIO2	VREFB8BN0 VREFB8BN0	10			DIFFIO_RX_T43p DIFFIO_TX_T43p	DIFFOUT_T43p DIFFIN T43o*	G28 L22		DQS3T	DQ2T/CQn2T	DQ1T/CQn1T					
8B	IIO2	VREFB8BN0 VREFB8BN0	10			DIFFIO_RX_T43n DIFFIO_TX_T43n	DIFFOUT_T43n	G27		DO3T	DQ2T	DO1T					
8B 8B	TIO2	VREFB8BN0 VREFB8BN0	10			DIFFIO_TX_T43n DIFFIO_RX_T44p	DIFFIN_T43n* DIFFOLIT_T44n	K22 L28		DQSn3T	DQ2T	DQ1T					
	ΠΟ2	VREFB8BN0	10			DIFFIO_TX_T44p DIFFIO_RX_T44n	DIFFIN_T44p*	F27		DQ3T	DQ2T	DQ1T					
8B	TIO2	VREFB8BN0 VREFB8BN0	10			DIFFIO_RX_T44n DIFFIO_TX_T44n	DIFFOUT_T44n DIFFIN T44n*	K28 E27		DQ3T DQ3T	DQ2T DQ2T	DQ1T DQ1T					
8B	TIO1	VREFB8BN0	10			DIFFIO_RX_T45p DIFFIO_TX_T45p	DIFFOUT_T45p	J29		DQ2T	DQ1T	DQ1T					
8B	TIO1	VREFB8BN0 VREFB8BN0	10			DIFFIO_TX_T45p	DIFFIN_T45p*	K24 H28		DQ2T	DQ1T	DQ1T					
8B	TIO1	VREFB8BN0	10			DIFFIO_RX_T45n DIFFIO_TX_T45n	DIFFIN_T45n*	J24		DQ2T	DQ1T	DQ1T					
8B	TIO1	VREFB8BN0 VREFB8BN0	10			DIFFIO_RX_T46p DIFFIO_TX_T46p	DIFFOUT_T46p DIFFIN T46o*	G30		DOS2T	DQS1T/CQ1T	DQ1T					
	ΠΟ1	VREFB8BN0	10			DIFFIO RX T46n	DIFFOLIT T46n	F30		DQ2T	DQ1T	DQ1T					
8B 8B	TIO1	VREFB8BN0 VREFB8BN0	10			DIFFIO_TX_T46n DIFFIO_RX_T47p	DIFFIN_T46n* DIFFOUT T47o	H30 F28		DQSn2T	DQSn1T/DQ1T	DQ1T					
8B	101	VREFB8BN0	10			DIFFIO_TX_T47p	DIFFIN_T47p*	J25		DQS1T	DQ1T/CQn1T	DQ1T					
	TIO1 TIO1	VREFB8BN0 VREFB8BN0	10			DIFFIO_RX_T47n DIFFIO_TX_T47n	DIFFOUT_T47n DIFFIN T47n*	E28 H24		DQ1T DQSn1T	DQ1T DQ1T	DQ1T DQ1T					
8B	TIO1	VREFB8BN0	10			DIFFIO_RX_T48p DIFFIO_TX_T48p	DIFFOUT T48p	G29									
8B	TIO1 TIO1	VREFB8BN0 VREFB8BN0	10			DIFFIO_TX_T48p DIFFIO_RX_T48n	DIFFOUT T48n	E30 F29		DQ1T DQ1T	DQ1T DQ1T	DQ1T DQ1T					
8B	ΠΟ1	VREFB8BN0	10			DIFFIO_TX_T48n	DIFFIN_T48n*	D30		DQ1T	DQ1T	DQ1T					
8C 8C			TDO ASDO		TDO ASDO			M27 K27	L23 J22								
8C			nCSO		nCSO			M26	H22								
8C			DATA0 TDI		DATA0 TDI	+		N26 M25	K22 H24								
8C			TMS		TMS			N25	J23								
8C			TCK DCLK	1	TCK DCLK	1	1	L24 L25	L24 K24								
			GND GND					U17	P14 AB21								
			GND	 		+		AD27 M28	G22	+		t					+
			GND GND					N27 Y34	K23								
			GND	1	1	1		Y33	Y28 Y27	1		1	 	 		 	+
			GND GND					Y30	W26 W25								
1			GND GND	1		1	1	Y29 Y27	W25 V28								
			GND					Y25	V27								
—			GND GND			+		W32 W31	U26 U25								
			GND GND					W28	T28 T27								
\vdash			GND GND	-	1			W26 V34	T27 T24	1							
			GND					V33	T22								
\vdash			GND GND	-	1	+		V30 V29	R26 R25	+	-	1					+
			GND					V27	R23								
\vdash			GND	 				V25 U32	R21 P28								1
			GND GND				<u> </u>	U31	P27	<u> </u>							<u> </u>
			GND GND	-		1		U28 U26	P24 P22	1							1
			GND			1	<u> </u>	T34	N26								
\vdash	-		GND	1		1		T33	N25	1		1					↓
1			GND GND	1		1	1	T30 T29	N23 N21								
			GND					T27	M28 M27								
			GND GND			+		T25 R32	M27 M24								
			GND GND					R31 R28	L26 L25								

A	Þ٢	B	弘	\mathbb{A}
---	----	---	---	--------------

																	version 1.1
Bank number	I/O Module (Note 1)	VREF	Pin Function	Optional Function	Configuration	Channel with	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
			GND GND GND					R26 P34 P33	K28 K27 J26								
			GND					P33	J26								
			GND					P30	.125								
			GND GND					P29 P28	H28 H27								
			GND GND					P28 P26	H27 G26								
\vdash			GND					N32	G25								
			GND GND					N31	F28								
			GND					M34	F28 F27								
			GND GND					M33 M30	E26 E25								
\vdash			GND					M29	D28								
			GND					L32	D27								
			GND				l l	L31	D24								
			GND				l	K34	D22								
			GND GND					K33 K30	C26 C25								
\vdash			GND					K29	C25								
			GND GND					J32	C24 C22								
			GND				,	J31	B28								
\vdash			GND				ŀ	H34	B27								
			GND				l l	H33	B25 B23								
-			GND GND					G32 G31	B22								
			GND					F34	B21								
			GND GND					F33	AH26 AH24								
$\vdash \vdash \vdash$			GND GND					E32 F31	AH24 AH22	<u> </u>							
—		+	GND	 	1				AH22 AH20	 		1			1		
			GND					D33	AG28	1							
			GND GND					C32	AG26 AG24								
\vdash			GND					C31 B34	AG24								
\vdash		-	GND GND	-		-	l l	B33	AG22 AG21								
\vdash		-	GND	1			l l	B33 B30	AG20	1	<u> </u>						
			GND GND	1				B30 B29	AG20 AF28	i e							
			GND					B28	AF27								
			GND					AP33	AF26								
\vdash			GND GND				-	AP32	AF25 AF23								
\vdash			GND					AP30 AN32	AE26								
			GND					AN31	AE25								
			GND GND				,	AN30 AM34	AE23 AD28								
			GND					AM34 AM33	AD28								
-			CND					AL32	AD27 AC26								
			GND GND					AL31	AC26 AC25 AB28								
			GND					AK34	AB28								
			GND					AK33 AJ32	AB27								
\vdash			GND				-	AJ32 A I31	AA26								
			GND GND					AJ31 AH34	AA25 A27								
			GND					AH33	A25								
			GND					AG32	A23								
			GND GND					AG31 AF34	A21 Y7								
			GND					AF33	W9								
			CND					ΔΕ30	W22								
\vdash			GND GND GND					AF29	W19 W17 W15								
\vdash			GND					AE32 AE31	W17								
\vdash			GND GND					AD34	V8								
			GND					AD33	V5								
			GND					AD30	V20								
\vdash			GND GND					AD29 AC32	V2 V18								
								AC31	V16	1							
			GND GND				j	AB34 AB33	V14 V12								
			GND					AB33	V12								
\vdash		-	GND GND	1	1	-	-	AB30 AB29	V10 U9	-		1			1		
			GND					AB27	U17	1							
			GND					AA32	U13								
\vdash			GND GND					AA31	T8								
\vdash		-	GND	-	-			AA28 AA26	T20 T18			-			-		
—			GND GND				,	A33	IT14								
			GND					A32	T10								
\vdash	_		GND	!				A31	R19	1							
\vdash		-	GND GND	-	-			A30 A28	R13 P18			-			-		
—			GND				,	Y23	P12								
			GND				1	Y21	N9								
							l l	Y19	N5								
\vdash		-	GND GND	ļ				Y17	N19 N15	1		1			1		
—		+	GND	 	1		ļ ļ	Y15 Y13	N15 N11	 		1			1		
			GND	1			l l	W8	M16	i e							
			GND				l l	W5	M12								
\vdash			GND GND					W22 W20	L8 L20 L17								
\vdash		-	GND GND	1	1	-	 	W20 W2	L20 L17	-		1			1		
—			GND				R	W18	L11								
			GND GND					W18 W16	L11 H5								
$\vdash \exists$			GND	L	-			W14	H17								
\vdash		-	GND GND	-	-			W11 V23	G9 E20			-			-		
\vdash			GND				l R	V21	E11								
			GND	1			,	V21 V19	B2	i e							
			GND				l l	V15	AG8								
\vdash			GND GND	-	1			V13 U22	AG14 AD20	1		1			1		
\vdash		-	GND	1	1	-		U22 U20	AD20 AD11	-		1			1		
\vdash			GND				i i	U18	AA20			1			1		
			GND					U16	AA11								

Carlot C	2																	version 1.1
		/O Module Note 1)	VREF	Pin Function		Configuration	Channel with	Dedicated LVDS Input Channel with no OCT Rd (Note 2)	1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
				GND				U	J14	U19								
				GND				T T	5	U11								
Description				GND				T	23	T5								
Description				GND				T.	21	T2								
				GND				Ť	19	T12								
				GND				T	17	R9								
				GND				T	15	R17								
Column C				GND					13	R11								
Column C				GND				I R	11	P10								
				GND				R	R20	N8								
				GND				R	R18	N2								
Column C				GND				K	214	N17								
Column C				GND				P	28	M18								
				GND				P	25	M14								
				GND				P	25	M10								
	-			GND				P	23	12								
				GND				P	2	L14								
				GND				P	19	H8								
				GND				P	17	H2								
				GND				P	13	E23								
Column				GND				P	11	E14								
Column	\vdash			GND				N.	124	B20								
Column C	\vdash			GND				IN IN	118	AG17	1							
Column C				GND				N	V16	AD5								
Column C	$\vdash \Box$			GND		1		N	114	AD14								
Color Colo	\vdash			GND		1		IN IN	612 R	AA14	1							
				GND	1				.5	H20	1							
				GND				L										
Column C	$\vdash \vdash$		 	GND	 	-	 		20	E5	-		-			-	-	
Color	1			GND					2	B5								
10				GND				L	17	R14								
1				GND					.14	AG2								
				GND					19	AD17								
				GND					18	AA8								
Color				GND				H	15	AA17								
				CND					126	E2								
				GND				H	123	B8								
				GND				I	120	B17								
Color				GND					12	AG5								
Color				GND					117	AD2								
Color				GND				H	111	AB23								
Color				GND					8	AA2								
Color				GND														
Color				GND				E	26									
COO COO				CND				E	23									
Color				GND				E	:20									
COO COO				GND				E	17									
ORD DES DES				GND				E	14									
ORD DES DES				GND				E B	:11 RR									
ORD DES DES				GND				В	35									
ONC ONC				GND				В	326									
GND SHI SHI				GND				B	323									
GND SHI SHI				GND				IB	32	!								
MSC MSC				GND				В	317									
ONO ONO	\vdash			GND				B	311 ME	_								
GNO ANT ANT CONTINUE CO	\vdash			GND				IA IA	N26	1								
GNO ANT ANT CONTINUE CO				CND				A	N20									
ChO Cho	\vdash			GND	-		 	A	N17		-							
ChO Cho	\vdash		l	GND	-			IA IA	K5	 								
ChO Cho				GND				Ä	K26									
OND AR11 OND AR15 OND	$\vdash \Box$			GND		1		A	K20	_								
GNO AGG AGG	\vdash		 	GND				IA.	K11	1	1							
OND AG00 AG01 A				CND				C A	KG5									
CNO CNO				GND				A	G26	1								
CNO CNO	\vdash				-		-	I A	G20									
CNO CNO	1			GND				la la	G11	1								
CNO CNO				GND				A	E10									
OND AD2	\vdash			GND		1		I A	ND5	1	-							
OND A817	1			GND				la la	ID2	1								
OND ART				GND				A	D14									
OND	\vdash			GND	-		 	A	B21		-							
OND AA2	\vdash		 	GND				IA IA	B13	1	1							
OND A22				GND					A25		L							
ONO B14				GND				A	IA2									
GNO	\vdash			GND		1		B	314	1	1							
GNO				GND	1			A	N8		1							
OND ANZ OND ANZ OND AND OND AND OND AND AND				GND				A	N29									
OND A/G OND A/G OND A/G OND A/G OND A/G OND A/G OND OND A/G OND ON	\vdash		-	GND	 		 	I A	N23	1	-		-			-	-	
GND AVS	\vdash		l	GND	-			IA IA	N14									
GND AK29				GND				A	K8									
	\vdash			GND	-		 	A	K29		-							
GND AK23 AK23	\vdash		ı	GIND		1		IA A	nn23	1	1	!		!	!			

|--|--|

							10.0.0.										
Bank number	I/O Module (Note 1)	VREF Pin	Function	Optional Function	Configuration	Channel with	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
		GNE						AK2									
		GNE GNE GNE	5					AK14 AG8 AG29									
		GNE)					AG29									
		GNE GNE)					AG23 AG2									
		GNE	5					AG14									
								ΔEO									
		GNE GNE)					AD8 AD26									
		GNE GNE	5					AD20 AD17									
		GNE						AD17 AB23									
		GNE						AB19									
		GNE GNE)					AB15									
		GNE	2					AA5									
		GNE GNE GNE GNE	5					AA20 AA14									
		GNE						AA8 AA22									
		GNE						AA16									-
		GNE)					AA18									
		VCC						V16 Y24	P15								
		VCC						Y22	W20 W18								
		VCC	,														
		VCC						Y18 Y16	W14 V9								-
		VCC	,					V14	V/21								
		VCC						W23 W21	V19 V17								
		vcc	3					W19	V15			<u> </u>					<u> </u>
		VCC						W17 W15	V13								
		VCC	,					W15 W13	V11 U20			1					
		VCC	2					V24	U20 U18 U16								
		VCC	,					1/20	1114			-	-				1
		VCC						V18	U12 U10								
		VCC						V14	U10								
		VCC						U21 U19	T9 T19 T17								-
		vcc	3					U15	T17								
		VCC	3					U13 T24	T15 T13								
		VCC						T22	T11								
		VCC						T20 T18	R18 R16								
		VCC	5					T16	R14								
		VCC	3					T14	R12 R10								
		VCC	2					R23	R10								
		VCC						R21 R19	P9 P19								
		VCC						R17 R15	P17 P13								
		VCC	3					R13	P11								
		VCC						P24 P22	N20 N18								
		VCC	:					P20 P18	N16								
		vcc	3					P18	N14								
		VCC	3					P16 P14	N12 N10								
		VCC						P12	M9								
		VCC						N23	M20								
		VCC	3					N21 N17	M19 M17								
		VCC						N15 N13	M15								
								AC23 AB24	M13 M11								
		VCC VCC						AR24	L18 L16								
-		VCC							L16 L13			1					
		VCC	3					AB18	L12								
		VCC							L10 K17								
		VCC						AR12	15.17							 	<u> </u>
		VCC						AA23 AA21 AA19				L					!
		VCC						AA19	l —			1				 	
		VCC						AA17 AA15									
-		VCC	3					AA15 AA13	-			1					-
		DNU	J					K25	H23								<u> </u>
		DNU DNU						V17	R15 F6								
		VCC	CBAT					C4 L27	J24			1					
		VCC	CBAT CA_PLL_1 CA_PLL_2					L27 H25	J24 G20								
-		VCC	A_PLL_2 CA_PLL_3					J10 AF10	H9 Y8			1					
		VCC	CA_PLL_4					AG25	Y8 AB20								
<u> </u>		VCC	A_PIL_3 CA_PIL_4 CA_PIL_5 CA_PIL_6 CD_PIL_1 CD_PIL_2 CD_PIL_3					T9	P8 R7			1					1
 		VCC	D_PLL_1					126	H21			<u> </u>					
		VCC	CD_PLL_2					K9 AF9	G8 AA7								
\vdash								AF26	AA21								
		VCC	CD_PLL_5					U8	P7								
<u> </u>		VCC	CD_PLL_6					V8	R8 AG16								
 		VCC	DD_PLL_5 DD_PLL_6 DD_PLL_6 DD3A DD3A					AK24	AD19								
		VCC	CIO3A					AJ20	AD16								
		VCC	CIO3B					AH22 AF22	-								-
		VCC	CIO3B					AF21									
		VCC	DIO3C DIO4A					AD25 AM14	AC20 AG7			-	-				1
		VCC	/IV-M					rsm 14	1101		1	1					



-		1				Dodicated Tv/Pv	Emulated LVDS Output Channel/		1								
	/O Module Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Channel with OCT Rd	Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note 3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
			VCCIO4A					AM11	AG13 AG10						(111111)		
			VCCIO4A					AL17	AG10								
			VCCIO4A					AJ17	AD13								
			VCCIO4A					AJ14	AD10								
			VCCIO4B					AH11									
			VCCIO4B					AJ8									
			VCCIO5A					AG3 AD3	Y2								
-			VCCIOSA VCCIOSA					AA6	U2 R2						+		
			VCCIO5A VCCIO5A					AA3	AE2	1							
			VCCIO5B					AJ5	7322								
			VCCIO5B					AH8									
			VCCIO6A					T6	K2								
			VCCIO6A					T3	G2								
			VCCIO6A					P3	D2								
			VCCIO6A					L3									
			VCCIO6B					L6									
			VCCIO6B VCCIO7A					H6 F14	B7								
-			VCCIO7A VCCIO7A					F14	B4						+		
-			VCCIO7A					C14	B13						+		
			VCCIO7A					C11	B10								
			VCCIO7B					D8									
			VCCIO7B					G8									
			VCCIO8A					F22	F18								
			VCCIO8A		1	1		F20	E16								
\perp			VCCIO8A					C23 C20	C20 B18					1			
		1	VCCIOBA VCCIOBA		1	1		C20 C17	B18								
+		1	VCCIO8A VCCIO8B	1	1	1		C17	_	1	1	1		1	1		
+		+	VCCIO8B	1	1	1		J23 H22	-	1	1	1		1	1	1	——
-		+	VCCIO8B VCCIO8C	 	 	 		K26	G23	1				1	1		
		1	VCCPD3A	1	1	1		AC20	AB18								
			VCCPD3A					AC19	AA18								
			VCCPD3B					AC21									
			VCCPD3C					AC24	Y21								
			VCCPD4A					AD16	AA13								
			VCCPD4A					AC16	AA12								
			VCCPD4B					AC13									
			VCCPD5A VCCPD5A					Y12 AA12	U8 U7								
-			VCCPD5B					AC12	07						+		
-			VCCPD6A					T12	M8						+		
			VCCPD6A					R12	M7								
			VCCPD6B					M11									
			VCCPD7A					M15	J13								
			VCCPD7A					M14	H13								
			VCCPD7B					L12									
			VCCPD8A					M19	H16								
			VCCPD8A					L19	G16								
			VCCPD8B					M22	004								
34		VREFB3AN0	VCCPD8C VREFB3AN0	VREFB3AN0				M24 AE20	G21 Y17						+		
3B		VREFB3BN0	VREFB3BN0	VREFR3RN0				AE22	1								
4A		VREFB4AN0	VREFB4AN0	VREFB4AN0				AD15	AB12								
4B		VREFB4BN0	VREFB4BN0	VREFB4BN0				AD13									
5A		VREFB5AN0	VREFB5AN0	VREFB5AN0				AB11	W7								
5B		VREFB5BN0	VREFB5BN0	VREFB5BN0				AD11									
6A		VREFB6AN0	VREFB6AN0	VREFB6AN0				N11	L9								
6B		VREFB6BN0	VREFB6BN0 VREFB7AN0	VREFB6BN0	1	1		M12 L15	1140	1	1	1		1	1		
7A 7B		VREFB7AN0 VREFB7BN0	VREFB7AN0 VREFB7BN0	VREFB7AN0 VREFB7BN0	+	+		L15 K13	H12	-			 	-	 		
7B 8A		VREFB8AN0	VREFRRANO	VREFB8AN0	1	1		K13	H18	1	1	1		1	1	1	——
8B		VREFB8BN0	VREFB8BN0	VREFB8BN0	1	1		M23									
			NC					AL30	AF21								
			NC					AM30	AF22								
			VCCL_GXB		1	1		W25	R22								
\perp			VCCL_GXB					V28	P23					1			
		1	VCCL_GXB VCCL_GXB		1	1		V26 U27	P21 N24								
+		1	VCCL_GXB	1	1	1			N24 N22	1	1	1		1	1		
\vdash		+	VCCL_GXB VCCL_GXB	 	+	+		U25 T28	N22 M23	1			 	<u> </u>	 		
+		+	VCCL_GXB VCCL_GXB	1	1	1		T26	M23 T23	1				1			
1		1	VCCL_GXB	1	1	1		R27	T21						1		
		1	VCCL_GXB	1	1	1		R25	R24	1				1	1	1	
			VCCL_GXB					Y28									
			VCCL GXB					Y26									
			VCCL_GXB		1	1		W27									
\perp			VCCCB					U23	Y15					1			
\vdash	_		VCCCB					U12	N7								
+		1	VCCCB	1	1	1		L18	J15	1	1	1		1	1		
\vdash		1	VCCCB RREF0	 	+	+		AD18 AP31	P20 AH21	-			 	-	 		
+		+	RREF1	1	1	1		AP31 A29	AH21 A22	1	1	1		1	1	1	
-		+	VCCA	 	 	 		U24	R20	1				1	1		
		1	VCCA	1	1	1			M21								
-		1	VCCA VCCA VCCA	1	1	1	İ	R24 AA24	U21	1				1			
			VCCA	1	1	1		W24		1				1		1	
			VCCH_GXB					P27	U23								
			VCCH_GXB					N28	U22								
		1	VCCH_GXB		1	1		AB28	M22								
		1	VCCH_GXB	1	1	1	l .	AA27	L22	1	l .	1	l	1	1	l .	

Notes:

(1) An I/O module is a group of 16 I/O pins.

(2) When not used as DIFFIN or DIFFIO_TX, all pins marked with * (DIFFIN_(#ifpin)) can be configured as emulated LVDS output channels (DIFFOUT). Only DIFFIN pins of the same index group (e.g DIFFIN_81p and DIFFIN_81h) can be used to form an emulated LVDS output channel.

(3) When not used as clocks, the COn and DOSn pins can be used as DO pins.



	•	Notes (1), (2), (3)
	Pin Type (1st and 2nd	
Pin Name	Function)	Pin Description
Clock and PLL Pins CLK[4:15]	Clock, Input	Single ended clock input pin.
DIFFCLK[0:5]p	Clock, Input	Sarger enset accounting this. Clock input in for differential clock input. OCT Rd is not supported.
DIFFCLK[0:5]n	Clock, Input	Negative clock input for differential clock input. OCT Rd is not supported
PLL_[1:4]_CLKOUT1p	I/O, Clock	PLL[1:4]_CLKOUT1 (except PLL1 and PLL3 in EP2AGX125 and EP2AGX260) supports 2 clock I/O pins, configured either as one single ended I/Os or 3 differential I/O pair. PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:4]_CLKOUT1n	I/O, Clock	
PLL_[1,3]_CLKOUT[2:3]p (Note 4)	I/O, Clock	PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1,3]_CLKOUT[2:3]n (Note 4)	I/O, Clock	
Dedicated Configuration/JTAG Pins		<u>'</u>
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO, ASDO, DATA[7:0], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5V, 1.8V, 2.5V, 3.0V o8.3V) turns off the weak pull-up, while a logic low turns them on.
MSEL[0:3]	Input	Configuration input pins that set the FPGA device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	I/O, Output	Total to all waters and write or investion with the device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	(open-drain) Bidirectional	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an
TCK	(open-drain)	external source during configuration or initialization. It is not available as an user I/O pin. Dedicated JTAG test clock input pin.
TMS	Input	Dedicated of TAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
Optional/Dual-Purpose Configuration		
nCSO	Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	Output	Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DCLK	I/O (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output (open-drain)	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	Input	DATA[0] is a dedicated pin that is used for both the passive and active configuration modes
DATA[1:7] INIT_DONE	I/O, Input I/O, Output	Dual-purpose configuration input data pins. The DATA(07) pins can be used for byte-wide configuration. DATA(17) pins can also be used as user I/O pins after configuration, but not DATA0. This is a dual-purpose pin and can be used as an I/O pin when not not enabled as IIIITDONE. When enabled, a transition low to high at the pin indicates when the device has entered user mode. If the INIT_DONE cutput is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
	(open-drain)	
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
Differential I/O Pins	D	
DIFFIO_RX_[T,B,R][##]p, DIFFIO_RX_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels with OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX_[T,B,R][##]p, DIFFIO_TX_[T,B,R][##]n	I/O, TX channel	These are true LVDS transmitter channels. Pins with a 1'p's utilis carry the positive signal for the differential channel. If not used as true LVDS transmitter channels, these pins can be configured as true LVDS receiver channels without OCT Rd support (DFFIN_TIR_R[HFI]pn,II if not used for differential signaling, these pins are available as user I/O pins.
DIFFIN_[T,B,R][##]p, DIFFIN_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels without OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. If not used as true LVDS receiver channels without OCT Rd support, these pins can be configure as true LVDS transmitter channels (DIFFIO_TX_T,B,R](##][p,n]). If not used for differential signaling, these pins are available as user I/O pin.
DIFFOUT_[##]p, DIFFOUT_[##]n	I/O, TX channel	These are emulated LVDS output channels. On I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers. (DIFFIO_RX_[T,B,R][##][p,n], DIFFIN_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers. (DIFFIO_RX_[T,B,R][##][p,n], DIFFIN_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers. However, all column user I/Os including I/Os with true LVDS input buffers. (DIFFIO_RX_[T,B,R][##][p,n], DIFFIN_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers. However, all column user I/Os including I/Os with true LVDS input buffers. (DIFFIO_RX_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers.
External Memory Interface Pins		I has write a y sums variy the positive signation the unretential criatines. This write at 11 sums at 11 sums variy the negative signation the unretential criatines, it not used for unretential signature, a rese price are available as user to price.
DQS[##][T,B,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQSn[##][T,B,R] (Note 5)	I/O, DQSn	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DOS phase shift circuitry.
DQ[##][T,B,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
CQ[##][T,B,R]	DQS	pair permient DGG Continuits in the pint iss. Optional data two signal for use in QDRII SRAM. These are the pins for echo clocks.
CQn[##][T,B,R] (Note 5)	DQS	Optional complementary data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
Reference Pins		
RUP[0:2]	I/O, Input	Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.
RDN[0:2]	I/O, Input	Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.
DNU	Do Not Use	Do Not Use (DNU).
NC	No Connect	Do not drive signals into these pins.
Supply Pins	- In	Transition of the state of the
VCCD BIL 14:61	Power Power	VCC supplies power to the core and periphery. Notice I prove Fig. 11 155 Mile I though the provent he proved drawn if the DL is not used.
VCCD_PLL_[1:6] VCCCB	Power	Digital power for PLL(1:5). All of these pins must be connected even if the PLL is not used Configuration RAM bits power supply.
VCCA_PLL_[1:6]	Power	Computation in vivin this power supply. Analog power for PLL [1:6]. All of these pins must be connected even if the PLL is not used
VCCIO[3:8][A,B]	Power	These are I/O Exployed voltage pins for banks 3 frough 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), HSTL(12,15,18),SSTL(15,18,2),3.0V PCI/PCI-X I/O as well as LVTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V) I/O standards.
VCCIO[3,8]C	Power	Samulation. Vocine and supplies for the impact content state of the Control (1.2), 1.30 (1.2), 3.30 (1
VCCPD[3:8][A,B],	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the input buffers for HSTL/SSTL input buffers. This can be connected to 3.3V, 3.0V or 2.5V. For 3.3V I/O standard connect VCCPD to 3.3V, 10O standard connect VCCPD to 3.0V I/O standard c
VCCPD[3,8]C	Devise	VCCPD to 2.5V
VCCBAT	Power	Battery back-up power supply for design security volatile key register.
VDEELS-SILV BIND	Ground Power	Device ground pins. Thought plants provides for each I/O back If a hark use a unknown steamond I/O standard, then these give are used so the unknown steamond has used as constant. These give cannot be used as constant.
VREF[3:8][A,B]N0 Transceiver Pins	Power	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. These pins cannot be used as regular I/Os.
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX and clocking.
VCCH GXB	Power	Supplies power to the disactiver if this, it, it, it is not a close that it is it. it. it is not a close that it is it. it. it is not a close that it is it. it. it is not a close that it is it. it. it is not a close that it is it. it is not a close that it is it. it is not a close that it is not a
VCCA	Power	Supplies power to the transoction PMA regulator.
	•	

Pin Definitions

PT-EP2AGX190-1.1 Copyright © 2009 Altera Corp.



Notes (1), (2), (3)

	Pin Type (1st and 2nd	
Pin Name	Function)	Pin Description
GXB_RX[0:15]p (Note 6)	Input	High speed positive differential receiver channels.
GXB_RX[0:15]n (Note 6)	Input	High speed negative differential receiver channels.
GXB_TX[0:15]p (Note 6)	Output	High speed positive differential transmitter channels.
GXB_TX[0:15]n (Note 6)	Output	High speed negative differential transmitter channels.
REFCLK[0:7]p	Input	High speed differential reference clock positive.
REFCLK[0:7]n	Input	High speed differential reference clock complement.
RREF[0:1]	Input	Reference resistor for transceiver.

- Notes:

 1. Refer to the Arria II GX Device Datasheet and Pin Connection Guidelines for the recommended operating conditions.
- 2. This pin definition is prepared based on the EP2AGX260.
- 3. Some of the pull-up /pull down resisitors mentioned in the table above may not be required, depending on the exact device configuration scheme.
- The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme. Refer to the Configuring Arria II GX Devices chapter in the Arria II GX Device Handbook for more information.
- 4. PLL[1,3]_CLKOUT[2.3][p,n] are only available in PLL1 and PLL3 in EP2AGX125 and EP2AGX260.

 5. When not used as clocks, the CQn and DQSn pins can be used as DQ pin.
- 6. Transceiver signals GXB_RX[15..0] and GXB_TX[15..0] are device specific.



		8B	8A	7A	7B		
PLL_1	8C	VREFB8BN0	VREFB8AN0	VREFB7AN0	VREFB7BN0	PLI	L_2
Transceiver Block (QL3)						89	VREFB6ANO VREFB6BNO
Transceiver Block (QL2)						6A	VREFB6ANC
Transı						PLI	L_5
r Block)						PLI	L_6
Transceiver Block (QL1)						5A	REFB5ANO
Transceiver Block (QL0)						5B	VREFB5BNd VREFB5AN0
		3B	3A	4A	4B		
PLL_4	3C	VREFB3BN0	VREFB3AN0	VREFB4CN0	VREFB4BN0	PLI	L_3

This is a top view of the silicon die that corresponds to a reverse view for flip chip packages. It is a graphical representation only.



Pin Information for the Arria[®] II GX EP2AGX190 Device Version 1.1

Version Number	Date	Changes Made
1.0	2/27/2009	Initial release.
1.1	5/29/2009	Added DNU in Pin List and Pin Definitions.