

Title, Notes, Block Diagram, Revision History C4GX FPGA Package Top PCI Express Edge Connector x4 Cyclone IV GX Transceivers Cyclone IV GX Banks 3 & 4 Cyclone IV GX Banks 5 & 6 Cyclone IV GX Banks 7 & 8 Cyclone IV GX Configuration Cyclone IV GX Clocks Cyclone IV GX Clocks Cyclone IV GX Clocks DDR2 SDRAM x32 TOP DDR2 SDRAM x32 TOP DDR2 SDRAM x32 BOTTOM SSRAM & FLASH MAX II MAX II SOM Connectors TUSER IO & Connector Embedded USB Blaster Power Monitor Cyclone IV GX Power Power 3 Power 3 Power 3 Power 3 Power 3 Power 28 Power 28 Power 28 Power 28 Power 3		
2 C4GX FPGA Package Top 3 PCI Express Edge Connector x4 4 Cyclone IV GX Transceivers 5 Cyclone IV GX Banks 3 & 4 6 Cyclone IV GX Banks 5 & 6 7 Cyclone IV GX Banks 7 & 8 8 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 3 24 Decoupling 25 26 27 28	PAGE	DESCRIPTION
3 PCI Express Edge Connector x4 4 Cyclone IV GX Transceivers 5 Cyclone IV GX Banks 3 & 4 6 Cyclone IV GX Banks 5 & 6 7 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	1	Title, Notes, Block Diagram, Revision History
4 Cyclone IV GX Transceivers 5 Cyclone IV GX Banks 3 & 4 6 Cyclone IV GX Banks 5 & 6 7 Cyclone IV GX Banks 7 & 8 8 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	2	C4GX FPGA Package Top
5 Cyclone IV GX Banks 3 & 4 6 Cyclone IV GX Banks 5 & 6 7 Cyclone IV GX Banks 7 & 8 8 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	3	PCI Express Edge Connector x4
6 Cyclone IV GX Banks 5 & 6 7 Cyclone IV GX Banks 7 & 8 8 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	4	Cyclone IV GX Transceivers
7 Cyclone IV GX Banks 7 & 8 8 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	5	Cyclone IV GX Banks 3 & 4
8 Cyclone IV GX Configuration 9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	6	Cyclone IV GX Banks 5 & 6
9 Cyclone IV GX Clocks 10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	7	Cyclone IV GX Banks 7 & 8
10 Clock Circuitry 11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	8	Cyclone IV GX Configuration
11 DDR2 SDRAM x32 TOP 12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	9	Cyclone IV GX Clocks
12 DDR2 SDRAM x32 BOTTOM 13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	10	Clock Circuitry
13 SSRAM & FLASH 14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	11	DDR2 SDRAM x32 TOP
14 MAX II 15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	12	DDR2 SDRAM x32 BOTTOM
15 10/100/1000 Ethernet 16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	13	SSRAM & FLASH
16 HSM Connectors 17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	14	MAX II
17 User IO & Connector 18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	15	10/100/1000 Ethernet
18 Embedded USB Blaster 19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	16	HSM Connectors
19 Power Monitor 20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	17	User IO & Connector
20 Cyclone IV GX Power 21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	18	Embedded USB Blaster
21 Power 1 22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	19	Power Monitor
22 Power 2 23 Power 3 24 Decoupling 25 26 27 28	20	Cyclone IV GX Power
23 Power 3 24 Decoupling 25 26 27 28	21	Power 1
24 Decoupling 25 26 27 28	22	Power 2
25 26 27 28	23	Power 3
26 27 28	24	Decoupling
27 28	25	
28	26	
	27	
29	28	
	29	

DESCRIPTION

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Cyclone IV GX FPGA Development Kit Board

Copyright (c) 2010, Altera Corporation. All Rights Reserved.


Document Number


(6XX-43286R) 150-0311003-B1


PAGES


Initial Schematic

01









Cyclone IV GX Banks 5 & 6

HSMB_CLK_IN_P1 100, 1% R167 HSMB_CLK_IN_N1

		U10C			
		Cyclone IV GX Bank 5			
HSMA RX D P15	T23				
HSMA RX D N15	T24	DQ1R/DIFFIO_R34p		AB30	HSMB RX D P0
	V27	DQ1R/DIFFIO_R34n	DQ3R/DIFFIO_R46n	AD30	HSMB RX D N1
HSMB CLK IN N2	V28	DQ1R/DIFFIO_R36p	DQ3R/DIFFIO_R47n	AB28	HSMB TX D P0
	W25	DQ1R/DIFFIO_R36n	DQ3R/DIFFIO_R48n	AC28	HSMB_TX_D_P2
HSMA_RX_D_P14	U25	DQ1R/DIFFIO_R39p	DQ3R/DIFFIO_R49n	Y22	HSMB_RX_D_N5
HSMA_RX_D_N16	T21	DQ1R/DIFFIO_R40p	DQ3R/DIFFIO_R50n	AD27	HSMA_D3
	Y30	DQ1R/DIFFIO_R42n DQ1R/DIFFIO_R43n	DQ3R/DIFFIO_R51p DQ3R/DIFFIO_R52p	AE29	HSMA_CLK_OUT0
		DQTR/DIFFIO_R43II	DQ3R/DIFFIO_R52p	AE27	HSMB_TX_D_N4
	AA29	DM1R/DIFFIO_R44n	DQ3R/DIFFIO R53n	AE28,	HSMB_RX_D_P3
	W27	DQS1R/CQ1Rn/DPCLK8			
			M3R/BWSn3R/DIFFIO R54p	AG30	HSMB_TX_D_P3
LIONA DV D NIA	W26		3Rn/DPCLK7/DIFFIO R50p	AA22	HSMB_CLK_OUT0
HSMA_RX_D_N14 HSMA_RX_D_P16	T25	DIFFIO_R40n	(e, 2. · e2, 2 · · e2eep		LICMB OLK OUT NO
HOMA_RX_D_P16	U21	DIFFIO R42p	DQ5R	Y25	HSMB_CLK_OUT_N2 HSMA_D2
	AA30	DIFFIO R43p	DQ5R/DIFFIO R54n	AF30	HSMB RX D P1
	AB29 W28	DIFFIO_R44p	DQ5R/DIFFIO_R56p	AA27 Y27	HSMA D1
	VV28	DIFFIO_R38n	DQ5R/DIFFIO_R56n	AH29	HSMB D0
			DQ5R/DIFFIO_R57p	AG29	HSMB D3
HSMA RX D P13	T26	_	DQ5R/DIFFIO_R57n	AG29 AE26	HSMB TX D P5
HSMA RX D N13	T27	DIFFIO_R33p	DQ5R/DIFFIO_R59n	AB25	HSMB RX D N2
	U27	DIFFIO_R33n	DQ5R/DIFFIO_R60p	AA25	HSMB CLK OUT P1
	U28	DIFFIO_R35p	DQ5R/DIFFIO_R60n	7 V ILO.	
HSMB_CLK_IN_N1	W29	DIFFIO_R35n	AED/DWC=ED/DIEEIO D61=	AB26	HSMB_TX_D_N2
HSMB_CLK_IN_P1	W30	DIFFIO_R37p DI	M5R/BWSn5R/DIFFIO_R61n D5Rn/DPCLK6/DIFFIO_R61p	AC25	HSMB_RX_D_P4
	V25	DIFFIO_R3/IIDQS5R/CQ	SHII/DPCLK6/DIPPIO_H61P	·	
	V26	DIFFIO_R41n	DIFFIO R46p	AC30	HSMB_TX_D_N0
HSMB_RX_D_N0	AA28	DIFFIO_R45p	DIFFIO R47p	AD29	HSMB_D2
HSMB_TX_D_P1	Y28	DIFFIO R45n	DIFFIO R48p	AB27	HSMB_RX_D_P2
HSMB_RX_D_P5	AJ30	DIFFIO R58p	DIFFIO R49p	AC27	HSMA_D0
HSMB CLK OUT N	IAH30	DIFFIO_R58n	DIFFIO R51n	AD28	HSMB_TX_D_N9
		· ·	DIFFIO R52n	AE30	HSMB_D1 HSMB_TX_D_N5
HSMB RX D N4	A DOE		DIFFIO_R59p	AE25	TIONID_TX_D_NO
HSMB RX D N3	AD25	RUP3			
LICINID_LIX_D_IAO	AD26	DDNI3			

HSMB RX D N4 AD25 HSMB RX D N3 AD26	RUP3 RDN3 EP4CGX150DF896_DDR2_Swap_hsmc Version = 0.1 Preliminary	
HSMA RX D P0 DNI HSMA RX D P1 DNI HSMA RX D P2 DNI HSMA RX D P2 DNI HSMA RX D P3 DNI HSMA RX D P5 DNI HSMA RX D P5 DNI HSMA RX D P6 DNI HSMA RX D P7 DNI HSMA RX D P7 DNI HSMA RX D P9 DNI HSMA RX D P10 DNI HSMA RX D P10 DNI HSMA RX D P11 DNI HSMA RX D P12 DNI HSMA RX D P13 DNI HSMA RX D P13 DNI HSMA RX D P14 DNI HSMA RX D P15 DNI HSMA RX D P15 DNI HSMA RX D P15 DNI HSMA RX D P16 DNI	R181	
		

	Cyclone IV GX Bank 6			
HSMA_TX_D_N12 M28				
HSMA_RX_D_P6 M29	DQ0R/DIFFIO_R21n		F26	HSMA TX D P2
HSMA_RX_D_P3 N25		Q4R/DIFFIO_R1p	F27	HSMA TX D N2
HSMA_RX_D_P5 N27		Q4R/DIFFIO_R1n	E27	HSMA TX D P1
HSMA_RX_D_P4 R24		Q4R/DIFFIO_R3p	E28	HSMA TX D N1
HSMA_RX_D_P10 R27	DQ0R/DIFFIO_R26p D	Q4R/DIFFIO_R3n	J27	HSMA_TX_D_P10
HSMA_RX_D_N10 R28		Q4R/DIFFIO_R5p Q4R/DIFFIO_R5n	H27	HSMA_TX_D_N10
HSMA_RX_D_P11 T28		Q4R/DIFFIO_RSII	H25	HSMA_TX_D_N15
		Q4R/DIFFIO R7p	C29	HSMA_TX_D_P0
HSMA_RX_D_N11 R29	DM0R/DIFFIO R32n	Q417/DII 1 10_11/p		HOME TV D NO
HSMA_RX_D_N9 P30	DQS0R/CQ1R/DPCLK9/DIFFIO R29n DM4R/DIFFIO R7n		C30	HSMA_TX_D_N0
	DQS4R/CQ5R/DPCL		G26	HSMA_RX_D_P1
HSMA RX D P0 D29			IOF	HSMA TX D P15
HSMA_RX_D_P0 D29 HSMA_TX_D_P14 K25	DQ2R/DIFFIO_R9p	DIFFIO_R6p	J25 G27	HSMA RX D N1
HSMA_TX_D_P13 K26	DQ2R/DIFFIO_R10p	DIFFIO_R2n	G27	TIONIX_TDC_B_IVI
HSMA_TX_D_N13 K27	DQ2R/DIFFIO_R11p		F28	HSMA TX D P4
HSMA_TX_D_P3 F30	DQ2R/DIFFIO_R11n	DIFFIO_R4p	F29	HSMA TX D N4
HSMA_TX_D_N3 E30	DQ2R/DIFFIO_R13p	DIFFIO_R4n	J28	HSMA TX D P9
HSMA_TX_D_P11 L27	DQ2R/DIFFIO_R13n	DIFFIO_R8p	H28	HSMA_TX_D_N9
HSMA_TX_D_P5 H30	DQ2R/DIFFIO_R15p DQ2R/DIFFIO_R19p	DIFFIO_R8n DIFFIO R12p	G28	HSMA_TX_D_P6
	DQ2H/DIFFIO_H 19p	DIFFIO_R12p	G29	HSMA_TX_D_N6
HSMA_CLK_OUT_P1 P21	DM2R/DIFFIO R16p	DIFFIO_R14p	M21	HSMA_TX_D_P16
HSMA_TX_D_N14 J26	DQS2R/CQ3R/DPCLK10/DIFFIO R10n	DIFFIO R14n	M22	HSMA_TX_D_N16
			1400	HSMA CLK OUT P2
HSMA TX D P12 M27		DIFFIO_R17p	K28 K29	HSMA CLK OUT N2
HSMA_TX_D_P12	DIFFIO_R21p	DIFFIO_R17n	J29	HSMA TX D P7
HSMA_RX_D_N3 M26	DIFFIO_R23n	DIFFIO_R18p	J29 J30	HSMA TX D N7
HSMA RX D N5 N28	DIFFIO_R24n	DIFFIO_R18n	L30	HSMA TX D P8
HSMA_RX_D_N4 P25	DIFFIO_R25n	DIFFIO_R20p	K30	HSMA TX D N8
HSMA_RX_D_P9 R30	DIFFIO_R26n	DIFFIO_R20n	N24	HSMA_RX_D_P2
	DIFFIO_R29p	DIFFIO_R22p DIFFIO_R22n	M25	HSMA_RX_D_N2
HSMA_RX_D_N0 D30	DIFFIO R9n	DIFFIO_R22II		
HSMA_TX_D_N11 L28	DIFFIO R15n	DIFFIO R27p	N29	HSMA_RX_D_P7
HSMA_TX_D_N5 G30	DIFFIO R19n	DIFFIO R27n	N30	HSMA_RX_D_N7
HSMA_CLK_OUT_N1 N21	DIFFIO R16n	DIFFIO R28p	P27	HSMA_RX_D_P8
		DIFFIO R28n	P28	HSMA_RX_D_N8 HSMA_RX_D_P12
		DIFFIO_R31p	R25 R26	HSMA_RX_D_N12
		DIFFIO_R31n	HZb.	HOWA HA DINIE
	EP4CGX150DF896_DDR2_Swap_hsmc			

Version = 0.1 Preliminary

HSMA_TX_D_P[16:0] HSMA_TX_D_P[16:0] 16 HSMA_TX_D_N[16:0] HSMA_TX_D_N[16:0] 16 HSMA_RX_D_P[16:0] HSMA_RX_D_P[16:0] 16 HSMA_RX_D_N[16:0] HSMA_RX_D_N[16:0] 16 HSMA_CLK_IN_P[2:1] HSMA_CLK_IN_P[2:1] 9,16 HSMA_CLK_IN_N[2:1] HSMA_CLK_IN_N[2:1] 9,16 HSMA_CLK_OUT_P[2:1] HSMA_CLK_OUT_P[2:1] 16 HSMA_CLK_OUT_N[2:1] 16 HSMA_CLK_OUT0 HSMA_CLK_OUT0 16 HSMA_TX_D_P2 16 HSMA_TX_D_N2 16 HSMA D[3:0] HSMA_D[3:0] 16 **HSMC PORT B** HSMB CLK OUT P[2: HSMB_CLK_OUT_P[2:1] 5,9,16 HSMB_CLK_OUT_N[2:1] HSMB_CLK_OUT_N[2:1] 16 HSMB_CLK_IN_P1 HSMB_CLK_IN_P1 16 HSMB_CLK_IN_N[2:1] HSMB_CLK_IN_N[2:1] 16 HSMB_D[3:0] HSMB_D[3:0] 16 **MAX INTERFACE** 5,9 HSMB_TX_D_P16 8,16 HSMB_TX_D_P[5:0] 16,20 HSMB_TX_D_N[5:0] 16 HSMB_RX_D_P[5:0] 16 HSMB_RX_D_N[5:0]

HSMC PORT A



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Cyclone IV GX FPGA Development Kit Board

Copyright (c) 2010, Altera Corporation. All Rights Reserved.

Document Number

150-0311003-B1 (6XX-43286R)

Wednesday, December 08, 2010

01

