

		Pin Name /		Configuration												Note (1
ınk Number	VREFB Group	Function (2)	Optional Function(s) (2)	Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
L1		GXB_TX7p GXB_TX7n			H4	F4 F3										
L1		GXB_RX7p			H3 J2	G2										
L1		GXB_RX7n			J1	G1										
L1		GXB_TX6p GXB_TX6n			K4	H4 H3										
L1		GXB_RX6p			K3	J2										
L1		GXB_RX6n			L1	J1 K4										
L1		GXB_TX5p			M4	K4										
L1		GXB_TX5n GXB_RX5p			M3 N2	K3 L2										
L1		GXB_RX5n			N1	L1										
.1		GXB_TX4p			P4	M4										
L1		GXB_TX4n GXB_RX4p			P3	M3 N2										
L1 1		GXB_RX4p GXB_RX4n			R2 R1	N2 N1										
LO		GXB_TX3p			T4	P4	F2									
.0		GXB_TX3n			T3	P3	F1									
_0		GXB_RX3p GXB_RX3n			U2	R2	H2 H1									
0		GXB_RX3n GXB TX2p			U1 V4	R1 T4	K2									
.0		GXB_TX2n			V3	T3	K1									
.0		GXB_RX2p			W2	U2 U1	M2 M1									
.0		GXB_RX2n			W1	U1	M1									
0	1	GXB_TX1p GXB_TX1n		+	Y4 Y3	V4 V3	P2 P1	-	1	1		1	-	-	1	
nk Number 1		GXB_RX1p		1	AA2	V3 W2	T2 T1		1	1						
.0		GXB RX1n			IAA1	IW1	T1									
.0		GXB_TX0p		+	AB4 AB3	Y4 Y3	V2 V1		1	1						
.0		GXB_TX0n GXB_RX0p		+	AC2	AA2	V1 Y2									
.0		GXB_RX0n			AC2 AC1	AA1	Y1			<u> </u>		<u> </u>				
		MSEL3		MSEL3	AC8	W7	P4 R5					1				
.0 .0 .0 	1	MSEL2 MSEL1		MSEL2 MSEL1	AC8 AC7 AD8	Y6 Y7	R5 P5	-			 		 	 	-	
1		MSEL0		MSEL0	AD7	AA6	T6									
		CONF_DONE		CONF_DONE	AD7 AB9	AB6	U5									
3		nSTATUS		nSTATUS INIT_DONE CRC_ERROR	AJ1 AE8 AD6	AA5	R8									
3 3 3	VREFB3N2 VREFB3N2	10	DIFFIO_B1p	CPC EPPOP	AE8	AB7 AC6	W8 AA4									
,	VREFB3N2	10	DIFFIO_B1n	NCEO	AE7	AC7	AB3									
8	VREER3N2	REECL KOn	DIFFCLK_0p,CLKIO20		V11	T9	M7									
B B	VREFB3N2 VREFB3N2 VREFB3N2 VREFB3N2	REFCLK0n	DIFFCLK_0n		W11	U9	N7									
B B	VREFB3N2	REFCLK1p	DIFFCLK_1p,CLKIO22 DIFFCLK_1n		V12 W12	T10 U10	M8 N8									
}	VREFB3N2	IO	PLL1_CLKOUTp		AE6	AB5	T7									
}	VREFB3N2	10	PLL1_CLKOUTn		AF6	AC5	T8									
3	VREFB3N2	IO	PLL5_CLKOUTp		AF7	AC4	U6									
3	VREFB3N2	10	PLL5_CLKOUTn		AG6	AD4	V6									
3	VREFB3N2 VREFB3N2	IO	PLL6_CLKOUTp PLL6_CLKOUTn		AE9 AF9 AE4 AE5 AE10	AD3 AE3	U7 V7									
3	VREFB3N2 VREFB3N2 VREFB3N2	IO	DIFFIO_B2p	DATA5 DATA6	AE4	AE1	W4									
3	VREFB3N2	IO	DIFFIO_B2n	DATA6	AE5	AE2	Y4									
3	VREFB3N2	10	DIFFIO_B3p DIFFIO_B3n	DATA7	AE10	AF2 AF3	R9 T9									
3	VREFB3N2	10	DIFFIO_B3n DIFFIO_B4p		AF10 AF4	AA7	19									
3	VREFB3N2 VREFB3N2 VREFB3N2 VREFB3N2	IO	DIFFIO B4n		AG4	AA8										
3	VREFB3N2	10	DIFFIO_B5p		AG4 AE3 AF3	AB8	W5	DM1B	DM1B/BWS#1B					DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B
3	VREFB3N2 VREFB3N2 VREFB3N2 VREFB3N2	10	DIFFIO_B5n DIFFIO_B6p		AF3	AC8	Y5	DQ1B	DQ1B DQ1B					DQ3B	DQ3B	DQ5B
3	VREFB3N2	10	DIFFIO_B6n		AG3 AH3				DQIB							
1			VREFB3N2		AE11	AB9	V9 R11									
3	VREFB3N2	IO	DIFFIO_B7p		AE11 AD9 AD10	AC9	R11	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,DPCLK0
	VREFB3N2 VREFB3N2 VREFB3N2 VREFB3N2	10	DIFFIO_B7n DIFFIO_B8p		AD10 AH2	AD9 W9	T11 W6	DO1B	DQ1B DO1B		DQ3B	DQ3B	DQ5B	DQ3B DQ3B	DQ3B DQ3B	DQ5B DO5B
}	VREFB3N2	10	DIFFIO_B8n		AJ3 AH4	Y9	Y6	DQ1B DQ1B	DQ1B DQ1B					DQ3B DQ3B	DQ3B	DQ5B DQ5B
}	VREFB3N2	10	DIFFIO_B9p		AH4	AD7	W7				DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B	DQ3B	DQ3B	DQ5B
	VREFB3N2	IO	DIFFIO_B9n		AJ4	AD8	Y7	DQ1B	DQ1B		DQ3B	DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
	VREFB3N2 VREFB3N2	10	DIFFIO_B10p DIFFIO_B10p	+	AG5 AH5	AD5 AD6	+	DQ1B	DQ1B	1	DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B	-	1	
	VREFB3N2 VREFB3N2	io	DIFFIO_B10n DIFFIO_B11p		AH5 AK3	AD6 AE5			<u> </u>	<u> </u>	DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B		<u> </u>	
	VREFB3N2	IO	DIFFIO_B11n	1	AK4	AE6		DQ1B	DQ1B		DQ3B	DQ3B	DQ5B			
	VREFB3N2	10	DIFFIO_B12p	-	AH6	AF4	1	DQ1B DM2B/BW/G#2B	DQ1B DM1P/PW/S#1P	DMOD/DW/C#OD	DQ3B	DQ3B	DQ5B DOEB			
	VREFB3N2 VREFB3N1	10	DIFFIO_B12n DIFFIO_B13p	+	AJ6 AK5	AF5	AB4	DM3B/BWS#3B DQ1B	DM1B/BWS#1B DQ1B	DM2B/BWS#2B	DQ3B	DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
		10	DIFFIO_B13n DIFFIO_B14p		AK6 AE12		AB5			<u> </u>		<u> </u>		DQ3B	DQ3B	DQ5B
	VREFB3N1	10	DIFFIO_B14p	1	AE12	V11		DQ3B	DQ1B	1		ļ <u> </u>				
1	VREFB3N1 VREFB3N1	IO IO	DIFFIO_B14n DIFFIO_B15p	1	AF12 AG9	W10 Y10		DQ3B	DQ1B	-						
	VRFFB3N1	IO	DIFFIO B15n	1	AH9	AA9	1	5400							1	
	VREFB3N1	IO	DIFFIO_B16p DIFFIO_B16n		AE13 AF13	W11 Y11		DQ3B	DQ1B	DQ2B						
	VREFB3N1	10 10 10 10	DIFFIO_B16n		AF13	Y11	446							DOOD	DOOD	DOED
1	VREFB3N1 VREFB3N1	10	DIFFIO_B17p DIFFIO_B17n	1	AG10 AH10	U12 V12	AA6 AB6	DQ3B	DQ1B	DQ2B				DQ3B DM5B/BWS#5B	DQ3B DM3B/BWS#3B	DQ5B DM5B/BWS#5B
	VREFB3N1	10	DIFFIO B18p	1	AH11	V12	ADU	DQ3B	DQ1B	DQ2B				DINIJUIDIN J#JD	DIVIDIDITO VI O#3D	DINIJU/DVV 3#3D
	VREFB3N1	10 10	DIFFIO_B18n VREFB3N1		AJ10 AG11			DQ3B	DQ1B	DQ2B						
	VREFB3N1	10	VREFB3N1		AG11	AD11	W10				DOOD	DOOD	DOED		ļ	
	VREFB3N1 VREFB3N1	IO IO	DIFFIO_B19p DIFFIO_B19n	+	AG12 AH12	AB11 AC11	AA7 AB7	DQ3B	DQ1B	-	DQ3B DM5B/BWS#5B	DQ3B DM3B/BWS#3B	DQ5B DM5B/BWS#5B	1	-	
	VREFB3N1	10	DIFFIO_B20p	1	AA12	W12	AU/	5400	2410		D.IIIOUIDIN OHOD	DINOUTD TY OHOD	D.MODIDITIONO		1	
	VREFB3N1	10	DIFFIO_B20n		AB11	Y12										
	VREFB3N1	10	DIFFIO_B21p		AG13	AC10	W9	DQ3B	DQ1B DQS3B/CQ3B#,DPCLK1	DOCODIOCOS - PRO:	DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
	VREFB3N1 VREFB3N1	IO	DIFFIO_B21n DIFFIO_B22p	+	AH13 AG8	AD10	Y8 Y9	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1 DQ5B	DQS3B/CQ3B#,DPCLK1 DQ3B	DQS3B/CQ3B#,DPCLK1 DQ5B
, }	VREFB3N1 VREFB3N1	10 10 10	DIFFIO_B22p DIFFIO B22n	+	AH8	+	AA9	DQ3B	DQ4B					DQ5B	DQ3B	
	VREFB3N1	IO	DIFFIO_B23p		AA13	AB12	AB8			<u> </u>	DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B DQ5B
38	VREFB3N1	10	DIFFIO_B23n	1	AB13	AC12	AB9	DM5B/BWS#5B	DM4B/BWS#4B	DM2B/BW S#2B	DQ5B	DQ3B	DQ5B			
	VREFB3N1	10	DIFFIO_B24p DIFFIO_B24n	1	AG7 AH7	+			DQ4B	-						
1																
3	VREFB3N1 VREFB3N1	10				AF7			DO4B							
3		IO	DIFFIO_B25p DIFFIO_B25n		AA16	AE7 AF6		DQ5B	DQ4B DQ4B							



																Version 1.1 Note (1)
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B3 B3	VREFB3N1 VREFB3N1	10	DIFFIO_B26p DIFFIO_B26n		AG14 AH14	V13 V14										
B3	VREFB3N1	10	DIFFIO_B27p		AJ7	AF7		DQ5B	DQ4B	DQ2B						
B3 B3	VREFB3N1 VREFB3N1	10	DIFFIO_B27n DIFFIO_B28p		AK7 AJ9	AF8 AD12					DQ5B DQ5B	DQ3B DQ3B	DQ5B DQ5B			
B3	VREFB3N1	10	DIFFIO_B28n		AK8	AE11		DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B			
B3	VREFB3N0 VREFB3N0	10	DIFFIO_B29p DIFFIO_B29n		AK9 AK10											
B3	VREFB3N0 VREFB3N0	10	DIFFIO_B30p DIFFIO_B30n		AA15 AB14	W13 Y13	W11 Y11	DQ5B	DQ4B	DQ2B				DQ5B DQ5B	DQ3B DQ3B	DQ5B DQ5B
B3	VREFB3N0	10	DIFFIO_B31p		AE14	113	711	DQ5B	DQ4B	DQ2B				DQSB	DQ3B	DQSB
B3	VREFB3N0 VREFB3N0	10	DIFFIO_B31n DIFFIO_B32p		AE15 AF15	AC13	Y10	DOSEB/COEB# DDCI K2	DOSEB/COER# DDCI K2	DOSEB/COER# DDCI K2	DOSER/COER# DDCI K2	DOSER/COER# DRCLKS	DOSER/COER# DDCI K2	DOSEB/COER# DDCI K2	DQS5B/CQ5B#,DPCLK2	DOSER/COER# DDCI K2
B3	VREFB3N0	10	DIFFIO_B32n		AG15	AD13	AA10	DQOSDIOQSD#,DI OLIV	DQ00D/CQ0D#,D1 CEN2	DQGGDFGQGD#,DT CERE	DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
B3	VREFB3N0 VREFB3N0	10	VREFB3N0 DIFFIO B33n		AC16 AK11	AE13 W14	U12	DQ5B	DQ4B	DQ2B						
B3	VREFB3N0	10	DIFFIO_B33n		AK12	Y14		5405	54.5	Date						
B3 B3	VREFB3N0 VREFB3N0	10	DIFFIO_B34p DIFFIO_B34n		AJ12 AK13	AE9 AF9										
B3	VREFB3N0	10	DIFFIO_B35p		AH15	AE10	W12	DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
B3 B3	VREFB3N0 VREFB3N0	10	DIFFIO_B35n DIFFIO_B36p		AH16 AJ13	AF10 AF11	Y12 AB10	DQ5B	DQ4B	DQ2B	DQ5B DM4B	DQ3B DM5B/BWS#5B	DQ5B DM5B/BWS#5B	DQ5B DM4B	DQ3B DM5B/BWS#5B	DQ5B DM5B/BWS#5B
B3	VREFB3N0	10	DIFFIO B36n		AK14	AF12	AB11	DQ5B	DQ4B	DQ2B		DQ5B	DQ5B		DQ5B	DQ5B
B3A	VREFB3N0 VREFB3N0	CLKIO12 CLKIO13	DIFFCLK_7p,REFCLK2p DIFFCLK_7n,REFCLK2n		V15 W15	T14 T15	M11 N11									
B4	VREFB4N2	CLKIO14	DIFFCLK_6p		AJ16	AF13	AA12									
B4	VREFB4N2 VREFB4N2	CLKIO15 IO	DIFFCLK_6n DIFFIO_B37p		AK16 Y17	AF14 AC14	AB12 R13	DM4B	DM4B/BWS#4B		DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B
B4	VREFB4N2 VREFB4N2	10	DIFFIO_B37n DIFFIO_B38p		AA17 AF16	AC14 AD14	R13 T13	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQ4B DQS4B/CQ5B,DPCLK3	DQ5B DQS4B/CQ5B,DPCLK3	DQ5B DQS4B/CQ5B,DPCLK3	DQ4B DQS4B/CQ5B,DPCLK3	DQ5B DQS4B/CQ5B,DPCLK3	DQ5B DQS4B/CQ5B,DPCLK3
B4	VREFB4N2	10	DIFFIO_B38n		AG16		1									
B4	VREFB4N2 VREFB4N2	10	DIFFIO_B39p DIFFIO_B39n		AJ15 AK15	AE14 AE15	W13 Y13	DQ4B DQ4B	DQ4B DQ4B	DQ2B DQ2B	DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B	DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B
B4	VREFB4N2	10	DIFFIO_B40p		AD16	AE15	113	DQ4B	DQ4B	DQ2B	DQ4B	DQSB	DQSB	DQ4B	DQSB	DQSB
B4 B4	VREFB4N2 VREFB4N2	10	DIFFIO_B40n VREFB4N2		AE16 AB17	AB14	V13									
B4	VREFB4N2	10	DIFFIO_B41p		AE17	AC15	AA13									
B4	VREFB4N2 VREFB4N2	10	DIFFIO_B41n DIFFIO_B42p		AF18 AK17	AD15 AF15	AB13	DOAR	DOAR	DOSB	DO4B	DOSR	DOSR			
B4	VREFB4N2	10	DIFFIO_B42n		AK18	AF16		DQ4B DQ4B	DQ4B DQ4B	DQ2B DQ2B	DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B			
B4 B4	VREFB4N2 VREFB4N2	10	DIFFIO_B43p DIFFIO_B43n		AH18 AJ18	AC16 AD16		DQ4B DQ4B	DQ4B DQ4B	DQ2B DQ2B	DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B			
B4	VREFB4N2	10	DIFFIO_B44p		AG17	ADTO	AB14	DQ4D	DQ4D	DQZD	DQHD	DQUD	DQSB	DQ4B	DQ5B	DQ5B
B4 B4	VREFB4N2 VREFB4N2	IO IO	DIFFIO_B44n DIFFIO_B45p		AH17 AJ19	AA15	AB15 W14							DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B
B4	VREFB4N2	10	DIFFIO_B45n		AK19	AB15	Y14							DQ4B	DQ5B	DQ5B
B4 B4	VREFB4N2 VREFB4N2	10	DIFFIO_B46p DIFFIO_B46n		AE18 AE19		R14 T14	DQ4B DM2B	DQ2B DM2B/BWS#2B	DQ2B DM2B/BWS#2B						
B4	VREFB4N2	10	DIFFIO_B47p		AG18	AC17					DQ4B	DQ5B	DQ5B			
B4 B4	VREFB4N2 VREFB4N2	10	DIFFIO B47n DIFFIO B48p		AH19 AF19	AD17 AE17		DQ4B	DQ2B	DQ2B	DM2B	DM5B/BWS#5B	DM5B/BWS#5B			
B4	VREFB4N2	10	DIFFIO_B48n		AG19	AF17					DQ2B	DQ5B	DQ5B			
B4	VREFB4N1 VREFB4N1	10	DIFFIO_B49p DIFFIO_B49n		Y18 AA18	V15 W15										
B4	VREFB4N1 VRFFB4N1	10	DIFFIO_B50p DIFFIO_B50p		AK20 AK21	V16 W16										
B4	VREFB4N1	10	DIFFIO_B51p		AJ22	U16										
B4	VREFB4N1 VREFB4N1	10	DIFFIO_B51n DIFFIO_B52p		AK22 AG20	V17 AE18	W15							DQ4B	DQ5B	DQ5B
B4	VREFB4N1	10	DIFFIO_B52p DIFFIO_B52n DIFFIO_B53p		AH20	AF18	Y15							DM2B	DM5B/BWS#5B	DM5B/BWS#5B
B4	VREFB4N1 VRFFB4N1	10	DIFFIO_B53p DIFFIO_B53n		AH21 AJ21	Y17 AA17										
B4	VREFB4N1	10	VREFB4N1		AG21	AB18	W16									
B4 B4	VREFB4N1 VREFB4N1	10	DIFFIO_B54p DIFFIO_B54n		Y19 AA20	AC18	U14 U15	DQ2B DQ2B	DQ2B DQ2B	DQ2B DQ2B	DQ2B DQ2B	DQ5B DQ5B	DQ5B DQ5B	DO2B	DO5B	DO5B
B4	VREFB4N1	10	DIFFIO_B55p		AE20	AD18 AE19	Y16							DQ2B DQ2B	DQ5B DQ5B	DQ5B DQ5B
B4 B4	VREFB4N1 VREFB4N1	10	DIFFIO_B55n DIFFIO_B56p		AE21 AG22	AF19	AA16	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
B4	VREFB4N1	10	DIFFIO_B56n		AH22											
B4	VREFB4N1 VREFB4N1	10	DIFFIO_B57p DIFFIO_B57n		AF21 AF22	W17 W18	AB17 AB18				<u> </u>			DQ2B	DQ5B	DQ5B
B4	VREFB4N1 VREFB4N1	10	DIFFIO_B58p DIFFIO_B58n	1	AD22 AE22	AC19	AA15 AB16	DQS2B/CQ3B,DPCLK4								
B4	VREFB4N1	10	DIFFIO_B59p		AK23	AD19 AF20	W17	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
B4 B4	VREFB4N1 VREFB4N1	10	DIFFIO_B59n DIFFIO_B60p		AK24 Δ 124	AF21	Y17 Y18	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B		DOSB	DO5B
B4	VREFB4N1	IO	DIFFIO_B60n		AJ24 AK25		AA18							DQ2B DQ2B	DQ5B DQ5B	DQ5B DQ5B
B4 B4	VREFB4N1 VREFB4N1	10	DIFFIO_B61p	 	AG23 AH23	AD20 AE21	-	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	+		
B4	VREFB4N1	10	DIFFIO_B62p		AK26	AE22		DQ2B	DQ2B	DQ2B						
B4 B4	VREFB4N1 VREFB4N0	10	DIFFIO_B62n DIFFIO_B63p	 	AK27 AH25	AF22 U18	-	DQ2B	DQ2B	DQ2B	+			+		
B4	VREFB4N0	10	DIFFIO_B63n		AJ25	V18										
B4	VREFB4N0 VREFB4N0	10	DIFFIO_B64p DIFFIO_B64n	 	AJ27 AK28	AA20 AB20	-	DM0B	DM2B/BWS#2B	DM2B/BWS#2B			 			
B4	VREFB4N0 VREFB4N0	10	DIFFIO_B65p DIFFIO_B65n		AG24 AH24	AE23 AF23										
B4	VREFB4N0	10	VREFB4N0		AB21	AC20	T16									
B4	VREFB4N0 VREFB4N0	10	DIFFIO_B66p DIFFIO_B66n		AJ28 AK29						1			1		
B4	VRFFB4N0	10	DIFFIO B67n			AC21	AA19	DQ0B	DQ2B DQ2B	DQ2B		DQ5B	DQ5B			
B4	VREFB4N0 VREFB4N0	10	DIFFIO_B67n DIFFIO_B68p	1	Y20 Y21 AG26	AD21 AF24	AB19	DQ0B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	1	1	
B4	VREFB4N0	10	DIFFIO_B68n		AH26	AF25										
B4	VREFB4N0 VREFB4N0	10	DIFFIO_B69p DIFFIO_B69n	 	AA21 AB22	AC22 AD22	AA20 AB20	DQ0B DQS0B/CQ1B,DPCLK5	DQ2B DQS0B/CQ1B,DPCLK5	DQ2B DQS0B/CQ1B,DPCLK5	DOSOB/CO18 DDC1 VE	DOSOB/CO18 DDCI VE	DOSOB/CO1B DDCI VE	DOSOB/CO18 DDC1 VE	DQS0B/CQ1B,DPCLK5	DOSOB/CO18 DDCI VE
B4	VREFB4N0	10	DIFFIO_B70p		AG27	AD23	AA21				PAGODICA IB/DECEVO	PAGODICA IB'DLCTV2	DGOUD/OG (B,DPOLKS	PAGODICA IB/DLCK2		
B4 B4	VREFB4N0 VREFB4N0	10	DIFFIO_B70n DIFFIO_B71p	<u> </u>	AH27 AD23	AD24	AB21	DQ0B	DQ2B	DQ2B	+			+	DQ5B	DQ5B
B4	VREFB4N0	IO	DIFFIO_B71p		AE23											
B4	VREFB4N0	10		1	AG25			DQ0B	DQ2B	DQ2B			1			



		•													-	Version 1.1 Note (1)
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B4 B4	VREFB4N0 VREFB4N0	10 10	DIFFIO_B72p DIFFIO_B72n	+	AG28 AH28	V19 W19	W18 Y19	DQ0B	DQ2B	DQ2B				DQ2B	DQ5B	DQ5B
B4	VREFB4N0 VREFB4N0	IO	PLL3_CLKOUTp		AF24	AA21	AA22									
	VREFB4N0 VREFB4N0	IO IO	PLL3_CLKOUTn RUP2	_	AF25 AD24	AB21 Y21	AB22 W19	DQ0B	DQ2B	DQ2B						
	VREFB4N0 VREFB5N2	10	RDN2 RUP3		AE24 AD25	AA22	Y20 T17	DQ0B	DQ2B	DQ2B						
B5	VREFB5N2	IO IO	RDN3		AD26	Y22 Y23	T18									
	VREFB5N2 VREFB5N2	10	DIFFIO_R61n DIFFIO_R61p		AB26 AC25	AA24 AA23	R17	DM5R/BWS#5R DQS5R/CQ5R#,DPCLK6	DM3R/BWS#3R DQS5R/CQ5R#.DPCLK6	DM0R/BWS#0R DQS5R/CQ5R#.DPCLK6	DM3R/BWS#3R DQS5R/CQ5R#.DPCLK6	DM3R/BWS#3R DQS5R/CQ5R# DPCLK6	DM1R/BWS#1R DQS5R/CQ5R# DPCLK6	DM3R/BWS#3R DQS5R/CQ5R#.DPCLK6	DM3R/BWS#3R DQS5R/CQ5R#.DPCLK6	DM1R/BWS#1R DQS5R/CQ5R#.DPCLK6
B5	VREFB5N2	IO IO	DIFFIO_R60n	_	AA25	AB24	W22	DQ5R/CQ5R#,DPCLR6	DQ3R	DQSSR/CQSR#,DPCLR6	DQS5R/CQ5R#,DPCLR6	DQS5R/CQ5R#,DPCLR6	DQS5R/CQ5R#,DPCLR6	DQ3R	DQ3R	DQ1R
	VREFB5N2 VREFB5N2	10	DIFFIO_R60p		AB25 Y25	AB23	Y22	DQ5R DQ5R	DQ3R DQ3R	DQ0R DQ0R				DQ3R	DQ3R	DQ1R
B5	VREFB5N2	10	DIFFIO_R59n		AE26	AC24		DQ5R	DQ3R DQ3R	DQ0R	DQ3R	DQ3R	DQ1R			
	VREFB5N2 VREFB5N2	10	DIFFIO_R59p DIFFIO_R58n		AE25 AH30	AC23					DQ3R	DQ3R	DQ1R			
B5	VREFB5N2	10	DIFFIO_R58p		AJ30											
B5 B5	VREFB5N2 VREFB5N2	10 10	DIFFIO_R57n DIFFIO_R57p	_	AG29 AH29	AE26 AE25	W21 W20	DQ5R DQ5R	DQ3R DQ3R	DQ0R DQ0R				DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R
B5	VREFB5N2	IO	DIFFIO_R56n		Y27			DQ5R	DQ3R	DQ0R						
	VREFB5N2 VREFB5N2	10	DIFFIO_R56p VREFB5N2		AA27 AA26	W23	U18	DQ5R	DQ3R	DQ0R						
B5	VREFB5N2	10	DIFFIO_R55n DIFFIO_R55p	DEV_OE DEV_CLRn	AF28	W22 V21	P14									
B5	VREFB5N2 VREFB5N2	10	DIFFIO_R55p DIFFIO_R54n	DEV_CLRn	AF27 AF30	V21 AD26	P13 V21	DQ5R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
B5	VREFB5N2	IO	DIFFIO_R54p		AG30	AD25	V20	DM3R/BWS#3R	DM3R/BWS#3R	DM0R/BWS#0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
B5	VREFB5N2 VREFB5N2	10	DIFFIO_R53n DIFFIO_R53p	+	AE28 AE27	U23 V22		DQ3R DQ3R	DQ3R DQ3R	DQ0R DQ0R	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R			
B5	VREFB5N1	10	DIFFIO_R52n		AE30	V22 V24	U20 T19				DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R	DQ3R	DQ3R	DQ1R
B5	VREFB5N1 VREFB5N1	10	DIFFIO_R52p DIFFIO_R51n	+	AE29 AD28	V23 AC26	T20	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
B5	VREFB5N1 VREFB5N1	10	DIFFIO_R51p DIFFIO_R50n		AD27	AC25	R19	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
B5	VREFB5N1	10	DIFFIO_R50p		Y22 AA22	AB26 AA25	U22 V22	DQ3R DQS3R/CQ3R#,DPCLK7	DQ3R DQS3R/CQ3R#,DPCLK7	DQ0R DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7
B5	VREFB5N1 VREFB5N1	10	DIFFIO_R49n DIFFIO_R49p	+	AC28 AC27	U22 T21		DQ3R	DQ3R	DQ0R	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R			
B5	VREFB5N1	10	DIFFIO_R48n		AB28	Y25	R21	DQ3R	DQ3R	DQ0R						
	VREFB5N1 VREFB5N1	10	DIFFIO_R48p DIFFIO_R47n		AB27 AD30	Y24	R20	DQ3R	DQ3R	DQ0R	DQ1R	DQ3R	DQ1R	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R
B5	VREFB5N1	10	DIFFIO_R47p		AD29	Y26 AA26										
B5	VREFB5N1 VREFB5N1	10	DIFFIO_R46n DIFFIO_R46p		AB30 AC30	T19 U19	T22 T21	DQ3R	DQ3R	DQ0R				DQ1R	DQ3R	DQ1R
B5	VREFB5N1	10	VREFB5N1		V21	U24	P20							DQIK	DQSK	DQIK
	VREFB5N1 VREFB5N1	10	DIFFIO_R45n DIFFIO_R45p		Y28 AA28											
B5	VREFB5N1	10	DIFFIO_R44n		AA29	W25		DM1R								
B5 B5	VREFB5N1 VREFB5N1	10	DIFFIO_R44p DIFFIO_R43n		AB29 Y30	W24 V26	1.15	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
B5	VREFB5N1	10	DIFFIO_R43p		AA30	W26	L14				DQIIC	DQUIT	DQIIV	DQIIX	DUSIN	DQIIC
	VREFB5N1 VREFB5N1	IO IO	DIFFIO R42n DIFFIO R42n	_	T21 U21			DQ1R								
B5	VREFB5N0	10	DIFFIO_R41n		V26	T23	P22				DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
B5 B5	VREFB5N0 VREFB5N0	10	DIFFIO_R41p DIFFIO_R40n	_	V25 T25	T22 U26	R22 M17									
B5	VREFB5N0	10	DIFFIO_R40p		U25	U25	N17	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
	VREFB5N0 VREFB5N0	10	DIFFIO_R39n DIFFIO_R39p		W26 W25	T25 T24	L13 M13	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
	VREFB5N0	IO	DIFFIO_R38n		W28	R20	N20									
B5 B5	VREFB5N0 VREFB5N0	10	DIFFIO_R38p DIFFIO_R37n		W27 W30	R19	N19	DQS1R/CQ1R#,DPCLK8								
B5	VREFB5N0 VREFB5N0	IO	DIFFIO_R37p DIFFIO_R36n		W30 W29	T26		2012			2012	2000	2012	2012	2002	2012
B5	VREFB5N0	IO	DIFFIO_R36p		V28 V27	R25	N22 N21	DQ1R DQ1R			DQ1R DQ1R	DQ3R DQ3R	DQ1R DQ1R	DQ1R DQ1R	DQ3R DQ3R	DQ1R DQ1R
B5	VREFB5N0	10	DIFFIO_R35n		U28	R23										
B5	VREFB5N0 VREFB5N0	IO IO	DIFFIO_R35p VREFB5N0		U27 U30	R22 R24	M20									
	VREFB5N0 VREFB5N0	10	DIFFIO_R34n DIFFIO_R34n		T24	P20 P19	M19 M18	DQ1R DQ1R						DQ1R DQ1R	DQ3R	DQ1R
B5	VREFB5N0	IO IO	DIFFIO_R33n	_	T23 T27	P19	IVI18	DQIK			DQ1R	DQ3R	DQ1R	DQTR	DQ3R	DQ1R
B5 B5	VREFB5N0 VREFB5N0	IO CLKIO4	DIFFIO_R33p DIFFCLK_2n	+	T26 V30	P23 P26	M22				DQ1R	DQ3R	DQ1R			
B5	VREFB5N0	CLKIO5	DIFFCLK_2p		V29	R26	M21									
	VREFB6N2 VREFB6N2	CLKIO6 CLKIO7	DIFFCLK_3n DIFFCLK 3p	+	T30 T29	N26 N25	L22 L21									
B6	VREFB6N2	10	DIFFIO_R32n		R29	N20	L20	DM0R	DM0R/BWS#0R	DM0R/BWS#0R	DM0R	DM1R/BWS#1R	DM1R/BWS#1R	DM0R		DM1R/BWS#1R
B6 B6	VREFB6N2 VREFB6N2	IO IO	DIFFIO_R32p DIFFIO_R31n	+	T28 R26	N19 N23	L19 J20	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R DQ0R	DQ1R DQ1R	DQ1R DQ1R
B6	VREFB6N2	IO	DIFFIO_R31p		R25	N22	J19							DQ0R	DQ1R	DQ1R
	VREFB6N2 VREFB6N2	10	DIFFIO_R30n DIFFIO_R30p	+	R28 R27	M24 N24	1	DQ0R DQ0R	DQ0R DQ0R	DQ0R DQ0R	DQ0R DQ0R	DQ1R DQ1R	DQ1R DQ1R			
B6	VREFB6N2	IO	DIFFIO R29n		P30 R30	L19	H22 J21	DQS0R/CQ1R,DPCLK9		DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9		DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9
B6	VREFB6N2 VREFB6N2	10	DIFFIO_R29p DIFFIO_R28n		P28	M19	J21									
B6	VREFB6N2	10	DIFFIO_R28p		P27	Moc	J15									
B6	VREFB6N2 VREFB6N2	10	VREFB6N2 DIFFIO_R27n	+	N26 N30	M23	J15									
B6	VREFB6N2 VREFB6N2	10	DIFFIO_R27p		N30 N29	Mac	100									
B6	VREFB6N2	10	DIFFIO_R26n DIFFIO_R26p		P25 R24	M26 M25	J22 K22	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
B6	VREFB6N2 VREFB6N2	10	DIFFIO_R25n DIFFIO_R25p	1	N28	L22 M22	K20 K19	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R		DQ1R
B6	VREFB6N2	10	DIFFIO_R24n		N27 M26	L26	K19							DUUK	DQTK	DUIK
B6	VREFB6N2 VREFB6N2	10	DIFFIO_R24p DIFFIO_R23n	+ ==	N25 M30	L25	H21	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R		-	-
B6	VREFB6N2	10	DIFFIO_R23p		M29	L24 L23	H20	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
B6	VREFB6N2 VREFB6N2	10	DIFFIO_R22n	+	M25	1	G21 G20	-						DQ0R		DQ1R
B6	VREFB6N1	IO .	DIFFIO_R22p DIFFIO_R21n		N24 M28	K26	020	DQ0R	DQ0R	DQ0R				DON	DQ1R	DQIIV
	VREFB6N1 VREFB6N1	IO IO	DIFFIO_R21p DIFFIO_R20n	+	M27 K30	J26 L21	E20				DQ0R	DQ1R	DQ1R			
	VREFB6N1	IO .	DIFFIO_R20p		L30	K20	F20				_ 4011					



		•														Version 1.1 Note (1)
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B6 B6	VREFB6N1 VREFB6N1	10	DIFFIO_R19n DIFFIO_R19p		G30 H30	J25 K24	F22 G22	DQ2R	DQ0R	DQ0R		DQ1R	DO1R	DQ0R	DQ1R	DQ1R
B6	VREFB6N1	10	DIFFIO_R18n		J30	K22	OLL	Dater	Digott	Duon		DQ1R	DQ1R DQ1R			
B6 B6	VREFB6N1 VREFB6N1	10	DIFFIO_R18p DIFFIO_R17n		J29 K29	K21 J20	E22				DQ2R	DQ1R	DQ1R			
B6	VREFB6N1	IO	DIFFIO_R17p		K28	K19	E21								DQ1R	DQ1R
B6 B6	VREFB6N1 VREFB6N1	10	DIFFIO_R16n DIFFIO_R16p		N21 P21	H26 H25	D22 D21	DM2R			DM2R	DM1R/BWS#1R	DM1R/BWS#1R	DM2R	DM1R/BWS#1R	DM1R/BWS#1R
B6	VREFB6N1	10	DIFFIO_R15n		L28	F26	B22							DIVIZIO		
B6	VREFB6N1 VREFB6N1	10	DIFFIO_R15p DIFFIO_R14n		L27 M22	G26	C22 A22	DQ2R	DQ0R	DQ0R	DQ2R	DQ1R	DQ1R		DQ1R	DQ1R
B6	VREFB6N1	10	DIFFIO_R14p		M21		A21							DQ2R	DQ1R	DQ1R
B6	VREFB6N1 VREFB6N1	10	VREFB6N1 DIFFIO_R13n		L25 E30	J24	H17	DOOD			DOOD	DQ1R	DOAD			
B6	VREFB6N1	10	DIFFIO_R13p		F30	J23 K23	D20 D19	DQ2R DQ2R	DQ0R	DQ0R	DQ2R DQ2R	DQ1R	DQ1R DQ1R	DQ2R	DQ1R	DQ1R
B6	VREFB6N1	IO	DIFFIO_R12n		G29	G25	A20							DQ2R	DQ1R	DQ1R
B6	VREFB6N1 VREFB6N1	10	DIFFIO_R12p DIFFIO_R11n		G28 K27	H24 E26	B19 C20	DQ2R			DQ2R	DQ1R	DQ1R			
B6	VREFB6N1	IO	DIFFIO_R11p		K27 K26	E25	C20 C19	DQ2R	BOOM OF BROWN	D000010000 DD011/10	DQ2R DQ2R	DQ1R	DQ1R DQ1R	DQ2R	DQ1R	DQ1R
B6 B6	VREFB6N1 VREFB6N1	10	DIFFIO_R10n DIFFIO_R10p		J26 K25	D26 D25	B21 B20	DQS2R/CQ3R,DPCLK10 DQ2R	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10 DQ2R	DQS2R/CQ3R,DPCLK10 DQ1R	DQS2R/CQ3R,DPCLK10 DQ1R
B6	VREFB6N1	10	DIFFIO_R9n		D30	H23										
B6 B6	VREFB6N1 VREFB6N0	IO IO	DIFFIO_R9p DIFFIO_R8n		D29 H28	H22		DQ2R	DQ0R	DQ0R						
B6	VREFB6N0	IO	DIFFIO_R8p		J28											
B6	VREFB6N0 VREFB6N0	10	DIFFIO_R7n DIFFIO_R7p		C30 C29	G24 F23		DM4R DQ4R	DM0R/BWS#0R DQ0R	DM0R/BWS#0R DQ0R						1
B6	VREFB6N0	10	VREFB6N0		K24	G23	G18		DQUK	DQUK						
B6	VREFB6N0 VREFB6N0	10	DIFFIO_R6n DIFFIO_R6p	1	K24 H25	1		DQ4R			-					<u> </u>
B6	VREFB6N0	10	DIFFIO_R5n	+	J25 H27	E24	1	DQ4R	DQ0R	DQ0R						
B6	VREFB6N0	10	DIFFIO_R5p		J27	F24		DQ4R	DQ0R	DQ0R						
B6	VREFB6N0 VREFB6N0	IO IO	DIFFIO_R4n DIFFIO_R4p	+	F29 F28	C26 C25	1		 	+		1		1		t d
B6	VREFB6N0	IO	DIFFIO_R3n		E28	B26		DQ4R	DQ0R	DQ0R	DQ2R	DQ1R	DQ1R			
B6	VREFB6N0 VREFB6N0	IO IO	DIFFIO_R3p DIFFIO_R2n	+	E27 G27	B25 C24	G17	DQ4R		 	DQ2R	DQ1R	DQ1R	DQ2R	DQ1R	DQ1R
B6	VREFB6N0	10	DIFFIO_R2p		G26	D24	G16	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11
B6	VREFB6N0 VREFB6N0	IO IO	DIFFIO_R1n DIFFIO_R1p		F27 F26	G22 F21	G19 F18	DQ4R DQ4R	DQ0R DQ0R	DQ0R DQ0R				DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R
B7	VREFB7N0	IO	RUP4		G25	E23	F16	Dayar	Daoit	Bajore				DOLL	DQIII	Dam
B7	VREFB7N0 VREFB7N0	10	RDN4		F25	D23 E21	F17 C17									1
B7	VREFB7N0 VREFB7N0	IO	PLL4_CLKOUTn PLL4_CLKOUTp		C27 D27	E22	C18 B18									İ
B7	VREFB7N0 VREFB7N0	10			F24	C23	B18									
B7	VREFB7N0	10	DIFFIO_T69n		E25 C28	H18	A18	DQ0T	DQ5T					DQ2T	DQ5T	DQ5T
B7	VREFB7N0	10	DIFFIO_T69p		D28	J17	A19	DQ0T	DQ5T					DQ2T	DQ5T	DQ5T
B7	VREFB7N0 VREFB7N0	10	DIFFIO_T68n DIFFIO_T68p		G24 H24			DQ0T DQ0T	DQ5T DQ5T							t
B7	VREFB7N0	IO	DIFFIO_T67n		H24 K22 K21	J18	D17									
B7	VREFB7N0 VREFB7N0	10	DIFFIO_T67p DIFFIO_T66n		K21 F23	J19 C22	E17	DQ0T	DQ5T		DQ2T	DQ5T	DQ5T			-
B7	VREFB7N0	10	DIFFIO_T66p		G23	D22		DQ0T	DQ5T		DO2T	DQ5T	DQ5T			
B7	VREFB7N0 VREFB7N0	10	DIFFIO T65n DIFFIO T65p		A29 B30	A24 A25	B16 C16	DQS0T/CQ1T,DPCLK12 DQ0T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12 DQ2T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12 DQ2T	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12 DQ5T
B7	VREFB7N0	IO	VREFB7N0		G21	E20	D16				DQZ1	DQST	DQST	DQZI	bqsi	DQST
B7	VREFB7N0 VREFB7N0	10	DIFFIO_T64n DIFFIO_T64p		F22 G22	G17 H17		DQ0T DM0T	DQ5T DM5T/BWS#5T							1
B7	VREFB7N0 VREFB7N0	IO	DIFFIO_T63n DIFFIO_T63p		A28	A23 B23	A16 A17							DQ2T	DQ5T	DQ5T
B7	VREFB7N0 VREFB7N0	10	DIFFIO_T63p		A28 B28	B23	A17	DQ2T	DQ5T	DQ5T						
B7	VREFB7N0	10	DIFFIO_T62n DIFFIO_T62p		A27 B27	D20 D21		DQ2T	DQ5T	DQ5T						
B7	VREFB7N0	10	DIFFIO_T61n		D24	H16	C15							DQ2T	DQ5T	DQ5T
B7 B7	VREFB7N0 VREFB7N0	10	DIFFIO_T61p DIFFIO_T60n		E24 C26	J16 F18	D15	DQ2T	DQ5T	DQ5T						+
B7	VREFB7N0	10	DIFFIO_T60p		D26	E19		DQ2T	DQ5T	DQ5T						
B7	VREFB7N0 VREFB7N0	IO IO	DIFFIO_T59n DIFFIO_T59p	+	A25 A26	H15 J15	-	DQ2T	DQ5T	DQ5T						
B7	VREFB7N0	IO	DIFFIO_T58n		C25 D25	B22					DQ2T	DQ5T	DQ5T			
B7	VREFB7N0 VREFB7N1	IO IO	DIFFIO_T58p DIFFIO_T57n	+	D25 D22	C21 C20	-	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T			<u> </u>
B7	VREFB7N1	IO	DIFFIO_T57p		E22	D19										
B7	VREFB7N1 VREFB7N1	10	DIFFIO_T56n DIFFIO_T56p	+	D21 E21	F15 G15	A15 B15	DQ2T	DQ5T	DQ5T	+			DQ2T DQ2T	DQ5T DQ5T	DQ5T DQ5T
B7	VREFB7N1	10	DIFFIO_T55n		F19	313	C14 D14	DQ2T	DQ5T	DQ5T						
B7	VREFB7N1 VREFB7N1	10	DIFFIO_T55p DIFFIO_T54n	+	G20		D14	DM2T	DM5T/BWS#5T	DM5T/BWS#5T	1	1		DQ2T	DQ5T	DQ5T
B7	VREFB7N1 VREFB7N1	10	DIFFIO_T54p	+	A24 B25	1	1	DIVIZ I	I CHO WOLLOW	I C#C WQ/1 CIVIC						
B7	VREFB7N1	10	DIFFIO_T53n		B25 B24											
B7	VREFB7N1 VREFB7N1	IO IO	DIFFIO_T53p DIFFIO_T52n	+	C24 C23	A22	A13				DQ2T	DQ5T	DQ5T			
B7	VREFB7N1	10	DIFFIO_T52p		D23	B21	A14				DQ2T	DQ5T	DQ5T	Dito	DQ5T	DQ5T
B7	VREFB7N1 VREFB7N1	IO IO	DIFFIO_T51n DIFFIO_T51p	+	A22 A23	A20 A21	C12 C13	DQ4T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T	DM2T	DM5T/BWS#5T	DM5T/BWS#5T
B7	VREFB7N1	IO	VREFB7N1		C21 F20	E17	D13	- 411				- 401				
B7 B7	VREFB7N1 VREFB7N1	IO IO	DIFFIO_T50n DIFFIO_T50p	+	F20 F21	1	-									
B7	VREFB7N1	10	DIFFIO_T49n		B22	B19	B12							DQ4T	DQ5T	DQ5T
B7	VREFB7N1 VREFB7N1	10	DIFFIO_T49p DIFFIO_T48n	+ -	C22 A21	C19 C18	B13	DQ4T	DQ5T	DQ5T	DM2T	DQ5T DM5T/BWS#5T	DQ5T DM5T/BWS#5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N1	10	DIFFIO_T48p		B21	D18			<u> </u>		DWZ I	DWO1/BWO#31	DINIO I /BVV O#3 I		<u> </u>	
B7	VREFB7N1	10	DIFFIO_T47n	1	F17	A18	G14	DOCATIONAL PROFICE	DOCATIONAL PROLICE	DOCUTIONAL PROFICE	DOCATIONAL PROFICE	DOCATIONAL PROJECT	DOCATIONAL PROLICE	DOCOTIONOT PROLICE	DOCOTIONAL PROLICE	DOCOTIONOT PROLICE
B7	VREFB7N1 VREFB7N1	10	DIFFIO_T47p DIFFIO_T46n	+	G17 C20	A19 D17	G15	DUSZ1/CUS1,DPCLK13	DQS2T/CQ3T,DPCLK13	DUSZI/CUSI,DPCLK13	DQS2T/CQ3T,DPCLK13 DQ4T	DQS2T/CQ3T,DPCLK13 DQ5T	DQS2T/CQ3T,DPCLK13 DQ5T	DQ321/CQ31,DPCLK13	DQS2T/CQ3T,DPCLK13	DQ321/CQ31,DPCLK13
B7	VREFB7N1	10	DIFFIO_T46p		D20	E16					DQ4T	DQ5T	DQ5T			
B7 B7	VREFB7N1 VREFB7N1	10	DIFFIO_T45n DIFFIO_T45p	+	E18 E19	1	H14 J14	DQ4T DQ4T	DQ3T DQ3T	DQ5T DQ5T				DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_T44n		A20	B18								1	J=-	
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T44p DIFFIO_T43n	1	B19 C19	C17					DQ4T	DQ5T	DQ5T		1	
D1	VINEFDINZ	10	IDII FIU_I#3II		IC 19	-	_1	-1	1	1	1	1	1	1	1	



<u>∠∆∖⊔</u>																Version 1.1 Note (1)
Bank Number		Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T43p DIFFIO_T42n		D19 A19	G14	C10	DQ4T	DQ3T	DQ5T				DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_T42p		B18	H14	C11									
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T41n DIFFIO_T41p			A16 A17	H13	DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T	DQ4T DQ4T	DQ5T DQ5T	DQ5T DQ5T
B7	VREFB7N2 VREFB7N2	10	VREFB7N2 DIFFIO_T40n			D16 B17	F12 A11				DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_T40p		G18	C16	A11				DQ4T	DQ5T	DQ5T DQ5T	DQ41	DQSI	DQSI
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T39n DIFFIO_T39p			A15 B15		DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T			
B7	VREFB7N2	10	DIFFIO_T38n		C17 D17	D13										
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T38p DIFFIO_T37n			D15	A10	DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
B7	VREFB7N2	10	DIFFIO_T37p		K19	E15	B10	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14
B7	VREFB7N2 VREFB7N2	10	DIFFIO_T36n DIFFIO_T36p		A16 B16	C14 C15	G12 H12	DM4T	DM3T/BWS#3T	DQ5T DM5T/BWS#5T	DM4T	DQ5T DM5T/BWS#5T	DQ5T DM5T/BWS#5T	DM4T		DQ5T DM5T/BWS#5T
B7	VREFB7N2	10	DIFFCLK_5n		K17											
B7	VREFB7N2	CLKIO8 CLKIO9	DIFFCLK_5p		B15	A14 B14	A9 B9									
B8A B8A	VREFB8N0 VREFB8N0	CLKIO10 CLKIO11	DIFFCLK_4n,REFCLK3n DIFFCLK_4p,REFCLK3p		K15 L15	L14 L15	J10 K10									
B8	VREFB8N0	IO	DIFFIO_T35n			B13	KIU									
B8 Be	VREFB8N0 VREFB8N0	0 0	DIFFIO_T35p DIFFIO_T34n		G15 C16	C13 A12	AB	DOSST/COST# DDCI K15	DOSET/COST# DDCI K15	DOSET/COST# DDCI K15	DOSST/COST# DDCI K15	DOSET/COST# DDCI K15	DOSET/COST# DDCI K15	DOSET/COST# DDCI K15	DQS5T/CQ5T#,DPCLK15	DOSET/COST# DDCI K15
B8	VREFB8N0	10	DIFFIO_T34p		D16	A13	B7	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T	DQ5T		DQ5T
B8 B8	VREFB8N0 VREFB8N0	10	DIFFIO_T33n DIFFIO_T33p		G13 G14											
B8	VREFB8N0	10	DIFFIO T32n		A13	A11		DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T	DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T			
B8	VREFB8N0 VREFB8N0	10	DIFFIO_T32p DIFFIO_T31n		A14 E16	B11 A10	A6	DQ5f	DQ31	DQ51	DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T	1		
B8	VREFB8N0	10	DIFFIO_T31p		F15	B10	A7				DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
B8	VREFB8N0 VREFB8N0	10	VREFB8N0 DIFFIO_T30n			D14 A8	D12	1			DQ5T	DQ3T	DQ5T	1		
B8	VREFB8N0 VREFB8N0	10	DIFFIO_T30p DIFFIO_T29n		F14	A9		DQ5T	DQ3T	DQ5T	DQ5T		DQ5T			
B8	VREFB8N0	10	DIFFIO_T29p		B12	A6 A7		DQSI	DQ31	DQSI	DQ5T	DQ3T	DQ5T			
B8	VREFB8N0 VREFB8N0	10	DIFFIO_T28n		C15	J14 K13	A4 A5	DQ5T	DQ3T	DOST				DQ5T	DQ3T	DQ5T
B8	VREFB8N0	10	DIFFIO_T28p DIFFIO_T27n DIFFIO_T27p		A10	K13	Ab	DQSI	DQ31	DQ5T						
B8	VREFB8N0 VREFB8N0	10	DIFFIO_T27p DIFFIO_T26n		A11	E13	A2	DQ5T	DQ3T	DQ5T				DQ5T	DQ3T	DQ5T
B8	VREFB8N0	10	DIFFIO_T26p		D14	E14	A3	DQJI	DQJI	DQJI				DQ5T	DQ3T	DQ5T
B8 B8	VREFB8N0 VREFB8N0	10	DIFFIO_T25n		C13											
B8	VREFB8N0	10	DIFFIO_T25p DIFFIO_T24n		D13 E13	H13	B3							DQ5T	DQ3T	DQ5T
B8 B8	VREFB8N0 VREFB8N0	10	DIFFIO_T24p DIFFIO_T23n			J13 D13	B4 B6	DQ5T	DQ3T	DQ5T				DQ5T	DQ3T	DQ5T
B8	VREFB8N0	10	DIFFIO_T23p		C10	E12	C6	DOST	D.O.A.T.	D.O T				DQ5T	DQ3T	DQ5T
B8 B8	VREFB8N1 VREFB8N1	10	DIFFIO_T22n DIFFIO_T22p		F12 G12	C11 C12		DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T			
B8	VREFB8N1 VREFB8N1	10	DIFFIO_T21n DIFFIO_T21p		C12	A5				DQ5T						
B8	VREFB8N1	10	DIFFIO_T20n		A8	B5 H12	A1	DM5T	DM3T/BWS#3T	DQ5T						
B8	VREFB8N1 VREFB8N1	10	DIFFIO_T20p DIFFIO_T19n		B7 A9	J12 J11	B1							DQ5T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T19p		B9	K12	D8	DQ3T	DQ3T	DQ5T						
B8 B8	VREFB8N1 VREFB8N1	10	DIFFIO_T18n DIFFIO_T18p		A7 B6	D12 E11		DQ3T	DQ3T	DQ5T						
B8	VREFB8N1	10	DIFFIO_T17n		C11	G11	C1							DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T
B8 B8	VREFB8N1 VREFB8N1	10	DIFFIO_T17p VREFB8N1		D11 G11	H11 D11	D11	DQ3T	DQ3T	DQ5T						
B8	VREFB8N1	10	DIFFIO_T16n		A5	B6		DM3T/BWS#3T	DM1T/BWS#1T	DM5T/BW S#5T	DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T			
B8 B8	VREFB8N1 VREFB8N1	10	DIFFIO_T16p DIFFIO_T15n			B7 A4	C7	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#.DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#.DPCLK16
B8	VREFB8N1 VREFB8N1	10	DIFFIO_T15p DIFFIO_T14n		E7 E12	B4 B9	D7				DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T14n		F11	C10	C4	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	DQ3T		DQ5T
B8	VREFB8N1 VREFB8N1	10	DIFFIO_T13n DIFFIO_T13p		C4 D4	A2 A3	E8	DQ3T	DQ1T		DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
B8	VREFB8N1	10	DIFFIO_T12n		C5	, 10	. 0	DQ3T	DQ1T	DQ5T						
B8 B8	VREFB8N1 VREFB8N2	10	DIFFIO_T12p DIFFIO_T11n		C6 C7	C4		DQ3T	DQ1T	DQ5T	DQ3T	DQ3T	DQ5T	<u> </u>		
B8	VREFB8N2	10	DIFFIO_T11p		D6	C5		DQ3T	DQ1T					2007	2007	0.057
B8 B8	VREFB8N2 VREFB8N2	10	DIFFIO_T10n DIFFIO_T10p		D5 E6	B1 B2	C5 D4	DQ1T	DQ1T DQ1T			-		DQ3T	DQ3T	DQ5T
B8	VREFB8N2 VREFB8N2	10	DIFFIO_T9n		F10	D9	D5	DO1T	DQ1T	DQ5T	DQ3T DQS1T/CQ1T#,DPCLK17	DQ3T	DQ5T	DQ3T DQS1T/CQ1T#,DPCLK17	DQ3T	DQ5T
B8	VREFB8N2 VREFB8N2	10	DIFFIO_T9p DIFFIO_T8n		G10 C3	D10 G10	C9	DQS1T/CQ1T#,DPCLK17 DQ1T	DQS1T/CQ1T#,DPCLK17 DQ1T	DQ5T	DQS11/CQ11#,DPCLK17	DQS11/CQ11#,DPCLK17	DUSTI/CUTT#,DPCLK17	DQS1T/CQ1T#,DPCLK17 DQ3T	DQS1T/CQ1T#,DPCLK17 DQ3T	DQS1T/CQ1T#,DPCLK17 DQ5T
B8	VREFB8N2	10	DIFFIO_T8p		D3	H10	D9	DQ1T	DQ1T	DQ5T				DQ3T	DQ3T	DQ5T
B8	VREFB8N2 VREFB8N2	10	DIFFIO_T7n DIFFIO_T7p		E10	G9 H9	D6	DQ1T DQ1T	DQ1T DQ1T					DQ3T DQ3T	DQ3T DQ3T	DQ5T DQ5T
B8	VREFB8N2 VREFB8N2	10	DIFFIO_T6n DIFFIO_T6p		C9 D9	D8 E8	G7 H7	DQ1T DQ1T	DQ1T DQ1T DQ1T							
B8	VREFB8N2	10	VREFB8N2		C8	E9	D10	PULL	DWII							
B8 Be	VREFB8N2 VREFB8N2	10	DIFFIO_T5n		E9 F9			DOIT	DO1T							
B8	VREFB8N2	10	DIFFIO_T5p DIFFIO_T4n	DATA4	C2	C6	F6	DQ1T DM1T/BWS#1T	DQ1T DM1T/BWS#1T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T
B8 B8	VREFB8N2 VREFB8N2	10	DIFFIO_T4p DIFFIO_T3n	DATA3	D1	C7	G6		DQ1T		DQ3T	DQ3T	DQ5T			
B8	VREFB8N2	10	DIFFIO_T3p		E4	C3 D3			DQ1T		DQ3T	DQ3T	DQ5T			
B8 B8	VREFB8N2 VREFB8N2	10	DIFFIO_T2n DIFFIO_T2p		F4 F5	C2 D2	+ =	1	DQ1T DQ1T		DQ3T DQ3T	DQ3T DQ3T	DQ5T DQ5T	1		-
B8	VREFB8N2	10	DIFFIO_T1n	DATA2	H9	C8	G8		out!		D401	Daggi	D401			
B8 B8	VREFB8N2 VREFB8N2	10	DIFFIO_T1p		J9 D8	C9	H8						-			
B8	VREFB8N2	10	PLL2_CLKOUTn		F6	D7	G10									
	VREFB8N2 VREFB8N2	10	PLL2 CLKOUTp PLL7_CLKOUTn			E7 C1	H9	 								-
B8	VREFB8N2	IO	PLL7_CLKOUTp		G7	D1										
B8 B8	VREFB8N2 VREFB8N2	10	PLL8_CLKOUTn PLL8_CLKOUTp		F8	E1 E2	1	 								
20	* INE I DOINZ		, LLO_OLNOOTP		100	1		1		I .	1	I	I	0		




																Version 1.1 Note (1)
Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DOS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DOS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
Bank Number B8	VREFB8N2	10		CLKUSR	A4	D4 K10	G11	Dago for Advas in 1 coo	Dago Ioi Alawaio III 1 000	Date for Add Add in 1 coo	DQC101 X0X0 III 1072	Dago for Area for in 1 or 2	Dago for Add/Add III 1 0/2	Dago for Adam in 1 404	DQC TOT ATGRATO III 1 404	Dec 101 ACEACO III 1 404
B8B B8B	VREFB8N2 VREFB8N2	REFCLK4n REFCLK4p	DIFFCLK_8n DIFFCLK_8p,CLKIO17 DIFFCLK_9n		K11 L11	L10										
B8B B8B	VREFB8N2 VREFB8N2	REFCLK5n	DIFFCLK_9n DIFFCLK_9p,CLKIO19			K9 L9										
B9	VREFB8N2	10	DIFFCEK_9P,CERIO19	DATA0	A3	D6	K4									
B9 B9		10 10		DATA1,ASDO NCSO	G9 B4	E6 D5	D1 J4									
B9		DCLK		DCLK	B3	F6	D3									
B9 B9		nCONFIG nCE		nCONFIG nCE	B1 C1	E5 H7	H4 D2									
B9		TDI		TDI	E2	G6	F5									
B9		TCK TMS		TCK TMS	F2 E1	G8 F5	E4 G5									
B9		TDO GND		TDO		H8 J7	E3 F3									
		GND			L7	K6	M3									
		GND GND			R7 T7	N6 P6	T4 U3									
		GND GND			AA8	U6	V19									
		GND			AC24	V7 W20	E19 H5									
		GND GND			J24 AA11	G20 M7	AA11									
		GND GND			AA11 AA19	M7 AB10	AA14 AA17									
		GND GND			AA19 AB10	AB10 AB13	AA5									
		GND GND GND		<u></u>	AC11 AC14 AC17	AB16 AB19 AB22	AA8 B11 B14	<u> </u>	<u> </u>	<u> </u>	<u> </u>			<u> </u>		
		GND GND			AC17 AC20	AB22 AB25	B14 B17									
		GND			AC23	AE12	B2									
H -		GND GND			AC26 AC29	AE16 AE20	B5 B8				1					
		GND			AC6	AE24	C21									
-	+	GND GND			AF11 AF14	AE24 AE4 AE8	D18 E7		-		1			+		
		GND			AF17	B12 B16	F11									
		GND			AF20 AF23	B16 B20	F13									
		GND GND			AF26	B20 B24	F15 F21									
		GND GND			AF29 AF5	B3 B8	F9 H11									
		GND			AF8	B8 F10	H18									
		GND GND			AG2 AJ11	F12 F17 F19	J6 J8									
		GND GND			AJ14 AJ17	F19 F22	K11 K15									
		GND			AJ2	F25	K21									
		GND				F7	K5 K7									
		GND			AJ26 AJ29	G13 H19 J22	K9									
		GND GND			AJ5	J22 J8	L10 L12									
		GND			AJ8	K11	L18									
		GND GND			B11 B14	K15 K17	L6 L8									
		GND			B17	K25	L8 M5 M9									
		GND GND			B20	L12 L16	N10									
		GND GND			B23	L18 L8	N4 N6									
		GND			B29	M11	P11									
		GND GND			B5 B8	M13 M15	P16 P18									
		GND GND			D2 E11	M17 M21	P21 P9									
-		GND GND			E11 E14	M21 M9	P9 R12	+	+	1	+		1	+		
		GND			E17	N10	R6									
	+	GND GND GND			F23	N12 N14	U10 U17				1			1		
		GND GND			E23 E26 E29	N16 N18	U21 V11									
		GND			E5 E8	N8 P11	V14									
H -		GND GND			E8	P11 P13	V5 V8				1					
		GND GND			F3 H11	P15 P17	Y21 R10									
-		GND GND			H14	P17	R10 R15	<u> </u>	<u> </u>	1	 			+	-	1
		GND			H20	P22 P25	N13									
-	+	GND GND			H23	P9	M14 N15	-	-		1			+		
		GND GND			H26 H29	R10 R12	N15 M16									
		GND GND			H8 J8	R14 R16	L16 K17				1			1		
		GND			K12	R18	.116									
		GND GND			K14 K20	T11 T13	K13 H15									
		GND GND			K7	T17 T7	J12 AA1	1	1	1		1	1			
		GND			L17	U21	AA2									
<u> </u>		GND GND			L19 L21	U8 V25	AB2 E1	<u> </u>	<u> </u>		+			+		
		GND			L23	Y16	E2									
-		GND				Y18 Y8	G1 G2				+					
		GND			L9	R8	J1									
-		GND GND			M12 M14	AB1 AB2	J2 L1									
		GND			M16	AC2	L2									
		GND GND		<u></u>	M18 M20	AD1 E3	N1 N2	<u> </u>	<u> </u>	<u> </u>	<u> </u>			<u> </u>		



<u>/A\U[\\\\</u> A\.														Version 1.1 Note (1)
Bank Number VREFB Group Function (: GND GND GND	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DOS for Y8/Y9 in E484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
GND	Optional Function(s) (2)	runction	F896 N11 N13 N15 N17 N19 N9 P10 P12 P14 P16 P18 P20 P23 P26 P29	E4 F1	F484 R1 R2	DQS IOI X0X9 III F090	DQS IOI XIWXIO III F 030	DQ3 101 X32/X30 III F 030	DQS IOI X0X3 III F072	DQS 101 X10X10 III 1 072	DQ3101 X321X30 III F 072	DQS 101 X01X9 111 F 404	DQS IOI XIUXIO III 1404	DQS IOI X32/X30 III 1404
GND GND			N13 N15	F1 F2	R2 U1									-
GND			N17	G3	U2									
GND GND GND GND GND			N9	G4 H1	W1 W2									
GND			P10	H2										
GND GND GND GND			P14	J3 J4 K1										
GND GND			P16 P18	K1 K2										
GND GND			P20	K2 L3										
GND GND GND GND			P26	L4 M1										
GND			P29											
GND GND GND GND GND GND			P8 R11 R13 R15 R17 R19	N3 N4 P1 P2 R3 R4 T1										
GND GND			R13 R15	P1 P2										
GND GND			R17	R3										
GND			R21	T1										
GND GND			R9 T10	T2 U3										
GND GND GND GND GND			R9 T10 T12 T14	T2 U3 U4 V1										
GND			T16	V2										-
GND			T16 T18 T20	V2 W3 W4 Y1 Y2	1									+
GND GND			T22	Y1										
CND			U11	Y2	1	1			1	1	+	+		+
GND			U15											
GND GND			U17											
GND GND GND GND GND GND			T22 U11 U13 U15 U17 U19 U23 U26 U29	 	+							-		
GND			U29											
GND GND GND			U9 V10 V14											-
GND			V14											
GND GND GND GND GND			V16 V18											
GND GND			V20 V24 V8 W13 W17 W19											-
GND GND			V8											
GND			W17											+
GND			W19											
GND GND GND GND GND			W21 W9 Y10 Y14											
GND GND			Y10 Y14											-
IGND			Y16											
GND GND			Y16 Y23 Y26 Y29 AA3											
GND			Y29 AA3											
GND GND GND GND			AA4 AA5 AB1 AB2 AB5											
GND GND			AA5 AB1											-
GND GND GND			AB2											
GND			AB6											
GND GND			AB6 AC3 AC4											-
GND			AC5											
GND GND GND GND GND GND			AC5 AD1 AD2 AD5 AE2											
GND GND			AD5 AE2	1	1						-	+		<u> </u>
GND GND			AF1 AF2											
GND GND GND			G1											
GND GND			G2 G3	1	1						-	+		<u> </u>
GND GND GND GND			G1 G2 G3 G4 G5 H1 H2 H5 H6 J3											
GND GND			H1							<u> </u>		<u> </u>		<u>+</u>
GND GND GND			H2		1					1				<u> </u>
GND GND			H6											
GND GND			J3 J4	1	1					+	 	+		+
GND GND			J4 J5											
GND GND			K1 K2 L3 L4											
GND			L3	\perp						-	-	+		+
GND GND			L5											1
GND			M1 M2	1	1					+	 	+		+
GND GND GND GND GND			M6 N3 N4											
GND			N4											
GND			N6		1					1				
GND GND			N6 P1 P2 P5 R3 R4											1
GND GND GND GND			P5 R3	+	+					1				+
GND			R4											



ZAVOTE RVAV.															Version 1.1 Note (1)
Bank Number VREFB Group Function	ne / n (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
GND				R5 T1											
GND GND				T2 T5											
GND GND GND				113											
IGND				U4 U5											
GND GND GND GND				V1											
GND				V2 V6 W3											
GND				W4											
GND				W5 W6 Y1											
GND GND GND GND				Y1											
GND			-	Y2 K8											
GND VCC CI	CLKIN3A CLKIN3B CLKIN8A			K8 AB7 W16 Y12 K16 K10	U14	NI12									
VCC_CI	LKIN3B			Y12	V9 K14	N12 P7 H10									
				K16 K10	K14 J9										
VCCD VCCD	PLL			K6 M8	J6 L6	G3 M4									
VCCD	PLL			P7	M6	R4									
VCCD_	PLL PLL			Y7	R6 T6	U4 V18									
VCCD_I	PLL			Y8	V6 Y20	E18					1		1		
VCCD VCCD VCCD VCCD VCCD VCCINT	PLL			J23	G21	l									
VCCINT	<u> </u> T			ΔΔ14	L7 J10	J5 F7							<u> </u>		<u> </u>
				V12	K16 K18	G13 G9					1		1		
VCCINT VCCINT VCCINT VCCINT VCCINT	<u> </u>			L14	K8	H6									
VCCINT	T T			L16 L18	L11 L13	J11 J17									
VCCINT	T			L20 M11	117	J7									
VCCINT VCCINT	İ			M13	M10 M12	J9 K16									
VCCINT VCCINT	T T			M15 M17 M19	M14 M16	K6 K8									
VCCINT	T			M19	M18	L11 L17									
VCCINT VCCINT	İ			M9 N10	M8 N11	L5									
VCCINT VCCINT	T T			N12 N14 N16	N13 N15 N17	L7 L9									
VCCINT VCCINT	T			N16 N18	N17 N9	L9 M10 M12									
VCCINT	į			N20	P10	M6									
VCCINT VCCINT VCCINT VCCINT VCCINT	T			N8 P11	P12 P14	N16 N5									
				P13 P15	P16 P18	N9 P12									
VCCINT VCCINT VCCINT VCCINT VCCINT	Ţ			P17	P8	P17									
VCCINT	T			DO	R11 R13	P6 P8									
VCCINT VCCINT	T T			R10	R15 R17	R7 T10									
VCCINT VCCINT	<u> </u>			R14	R7 R9	T12 U16									
VCCINT	T			R18	T12	P10									
VCCINT	T T			R20 T11	T16 T18	T15 N14									
VCCINT VCCINT VCCINT VCCINT	<u> </u>			T13	U11	M15 P15									
VCCINT	Ť			T17	U13 U15	K14									
VCCINT	T			TQ	U17 V10	H16 K12									
VCCINT VCCINT	Ţ				V8 T8										
IVCCINT	T			IU14	10										
VCCINT VCCINT	T T			U16 U18 U20											
VCCINT	T			U20											
VCCINT VCCINT	<u>†</u>			U8 V13											
VCCINT VCCINT	T T			V17 V19		_									
VCCINT	T			V9											
VCCINT VCCINT	<u>†</u>			W10 W14											
VCCINT VCCINT VCCINT	T T			W18		1						1			
VCCINT	T			W20 W8 Y11											
VCCINT VCCINT	<u>†</u>			Y13											
IVCCINT	T			Y15		1						1			
VCCINT VCCINT VCCIO3 VCCIO3	T 2			AB8	AA10	1111									
VCCIO3	3			AB15	AA11	U11 U8									
VCCIO3	3			AC10 AC12	AA12 AA13	U9 V10						1			
VCCIO3	3				AA14 W8	V12									
VCCIO3	3			AC9	WO										
VCCIO3 VCCIO3 VCCIO3	3			AC9 AD11 AD12 AD13		1						1			
VCCIO3	3			AD13 AD14											
IVCCIO3	J	1	1	AU 14	1	1	1	1	1	-1	1	1	1	1	1



Pin List

Note

(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.

(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cycline IV Device Family Pin Connection Guidelines.



Pin Information for the Cyclone® IV GX EP4CGX150 Device Version 1.1

		Note (1)
Pin Name	Pin Type (1st, 2nd, a 3rd Function)	& Pin Description
		Clock and PLL Pins
CLKIO[5, 7, 9, 11, 12,14], DIFFCLK_[27]p	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user input pins.
CLKIO[4, 6, 8, 10, 13, 15], DIFFCLK_[27]n	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.
DIFFCLK_[0, 1, 8, 9]p, CLKIO[17, 19, 20, 22]	Clock, Input	Optional positive terminal inputs for differential global clock input or single-ended clock input.
DIFFCLK_[0, 1, 8, 9]n	Clock, Input	Optional negative terminal inputs for differential global clock input.
PLL[18]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
PLL[18]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
	•	Configuration/JTAG Pins
MSEL[03]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller devices like EP4CGX15, EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as an user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO, DATA1	Input (PS, FPP) Output (AS)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode. DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target device on DATA[07]. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual- Purpose Pin settings. ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.



Pin Information for the Cyclone[®] IV GX EP4CGX150 Device Version 1.1

Note (1)

		Note (1)
	Pin Type (1st, 2nd, &	
Pin Name	3rd Function)	Pin Description
DATA[27]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [07]. In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [27] are available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.
DCLK	Input (PS) Output (AS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
		Differential I/O Pins
DIFFIO_[R,T,B]072][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
		External Memory Interface Pins
DQS[05][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[017]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks, asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[05][R,T,B]	I/O, DQ	Optional data signal for use in external memory interface.
DM[05][R,B,T]/BWS#[05][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
		Reference Pins
RUP[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not used, this pin can function as a regular I/O pin.
RDN[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
		Supply Pins
VCCINT	Power	These are internal logic array voltage supply pins.



Pin Information for the Cyclone[®] IV GX EP4CGX150 Device Version 1.1

Note (1)

		Hote (1)
	Pin Type (1st, 2nd, &	
Pin Name	3rd Function)	Pin Description
VCCD_PLL	Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
VCCA	Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from other VCC for better jitter performance.
VCCIO[39]	Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level. VCCIO supplies power to the input and output buffers for all I/O standards.
VCC_CLKIN[3,8]A	Power	CLLKIN power in bank 3A and bank 8A.
VREFB[38]N[02]	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
GND	Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
		Transceiver Pins
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX, and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA_GXB	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[07]p	Input	High speed positive differential receiver channels.
GXB_RX[07]n	Input	High speed negative differential receiver channels.
GXB_TX[07]p	Output	High speed positive differential transmitter channels.
GXB_TX[07]n	Output	High speed negative differential transmitter channels.
REFCLK[05]p (2)	Input	High speed differential reference clock positive.
REFCLK[05]n (2)	Input	High speed differential reference clock complement.
RREF0	Input	Reference resistor for transceiver.

Notes:

- (1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. For the availability of pins in each density, refer to the pin list.
- (2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



DI LO	VREFB8	N2	VREFB8N1	VREFB8N0	VREFB7N2	VREFB7N1	VREFB7N0		
PLL2	B9	B8B	B8	B8A		B7		PL	L4
PLL8									Or
ראנ (1									VREFB6N0
Transceiver Block (QL1)								BG	VREFB6N1
									VREFB6N2
PLL7									>
PLL6									VREFB5N0
Transceiver Block (QL0)								B5	VREFB5N1
PLL5									VREFB5N2
PLL1	B3 VREFB3I	B3B	B3 VREFB3N1	B3A VREFB3N0	VREFB4N2	B4 VREFB4N1	VREFB4N0	PL	L3

Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus[®] II software.



Pin Information for the Cyclone[®] IV GX EP4CGX150 Device Version 1.1

Version Number	Date	Changes Made
1.0	6/23/2010	Initial release.
1.1	11/8/2010	Added new note in Pin List and Pin Definitions.