

# HI-8444, HI-8445, HI-8448

May 2008

Quad / Octal ARINC 429 Line Receivers

#### **DESCRIPTION**

The HI-8444 and HI-8445 are quad ARINC 429 line receiver ICs available in a 20-pin TSSOP package. The HI-8448 contains 8 independent ARINC 429 line receivers. The technology is analog / digital CMOS. The device is designed to operate from either a 5V or 3.3V supply. Each receiver channel translates incoming ARINC 429 data bus signals to a pair of TTL/CMOS outputs.

The optional HI-8444-10, HI-8445-10 and HI-8448-10 are designed to be used with an external 15 Kohm series resistor. The "-10" devices meet the lightning protection requirements of DO-160E, level 3, waveforms 3, 4, 5A, and 5B.

The TESTA and TESTB inputs bypass the analog inputs for testing purposes. They force the receiver outputs to the specified ZERO, ONE or NULL state. The ARINC inputs are ignored when the device is in the test mode.

The HI-8445 is identical to the HI-8444 except the TESTA and TESTB pins are not available.


#### **FEATURES**

- Direct ARINC 429 quad or octal line receivers in small footprint packages
- 3.3V or 5.0V single supply operation
- Test inputs bypass analog inputs and force digital outputs to a one, zero, or null state
- ARINC inputs are internally lightning protected per DO-160E level 3 (-10 configuration only)
- Hi-Rel processing options available


## **FUNCTION TABLE**

ARINC INPUTS INA-INB	TESTA	TESTB	OUTA	OUTB
-2.5 to +2.5 V	0	0	0	0
<-6.5 V	0	0	0	1
>+6.5 V	0	0	1	0
X	0	1	0	1
X	1	0	1	0
X	1	1	0	0

#### **PIN CONFIGURATIONS**




20 Pin Plastic TSSOP package



44-Pin Plastic Quad Flat Pack (PQFP)

#### **BLOCK DIAGRAMS**



# PIN DESCRIPTIONS (HI-8444, HI-8445)

PIN	SYMBOL	FUNCTION	DESCRIPTION		
1	IN1 A	ARINC input	Receiver 1 positive input		
2	IN1 B	ARINC input	Receiver 1 negative input		
3	IN2 A	ARINC input	Receiver 2 positive input		
4	IN2 B	ARINC input	Receiver 2 negative input		
5	TESTA	Logic input	-		
6	TESTB	Logic input	Test input. (Not available on HI-8445)		
7	IN3 A	ARINC input	Receiver 3 positive input		
8	IN3 B	ARINC input	Receiver 3 negative input		
9	IN4 A	ARINC input	Receiver 4 positive input		
10	IN4 B	ARINC input	Receiver 4 negative input		
11	OUT4 B	Logic output	Receiver 4 "ZERO" output		
12	OUT4 A	Logic output	Receiver 4 "ONE" output		
13	OUT3 B	Logic output	Receiver 3 "ZERO" output		
14	OUT3 A	Logic output	Receiver 3 "ONE" output		
15	VSS	Power	Ground		
16	VDD	Power	Positive supply voltage 3.3V or 5.0 V		
17	OUT2 B	Logic output	Receiver 2 "ZERO" output		
18	OUT2 A	Logic output	Receiver 2 "ONE" output		
19	OUT1 B	Logic output	Receiver 1 "ZERO" output		
20	OUT1 A	Logic output	Receiver 1 "ONE" output		

# PIN DESCRIPTIONS (HI-8448)

PIN	SYMBOL	FUNCTION	RECEIVER SET	DESCRIPTION
1	IN2 BX	ARINC input	Х	Receiver 2 negative input
2	IN2 AY	ARINC input	Y	Receiver 2 positive input
3	IN2 BY	ARINC input	Υ	Receiver 2 negative input
4	N/C			Not connected
5	TESTA(X)	Logic input	X	Test input
6	TESTB(X)	Logic input	X	Test input
7	TESTA(Y)	Logic input	Υ	Test input
8	TESTB(Y)	Logic input	Υ	Test input
9	IN3 AX	ARINC input	X	Receiver 3 positive input
10	IN3 BX	ARINC input	X	Receiver 3 negative input
11	IN3 AY	ARINC input	Υ	Receiver 3 positive input
12	IN3 BY	ARINC input	Υ	Receiver 3 negative input
13	IN4 AX	ARINC input	X	Receiver 4 positive input
14	IN4 BX	ARINC input	X	Receiver 4 negative input
15	IN4 AY	ARINC input	Υ	Receiver 4 positive input
16	IN4 BY	ARINC input	Υ	Receiver 4 negative input
17	N/C			Not connected
18	OUT4 BY	Logic output	Y	Receiver 4 "ZERO" output
19	OUT4 AY	Logic output	Y	Receiver 4 "ONE" output
20	OUT4 BX	Logic output	X	Receiver 4 "ZERO" output
21	OUT4 AX	Logic output	X	Receiver 4 "ONE" output
22	OUT3 BY	Logic output	Y	Receiver 3 "ZERO" output
23	OUT3 AY	Logic output	Y	Receiver 3 "ONE" output
24	OUT3 BX	Logic output	X	Receiver 3 "ZERO" output
25	OUT3 AX	Logic output	X	Receiver 3 "ONE" output
26	N/C			Not connected
27	VSS	Power		Ground supply
28	N/C			Not connected
29	VDD	Power		Positive supply voltage 3.3V or 5.0 V
30	N/C			Not connected
31	OUT2 BY	Logic output	Y	Receiver 2 "ZERO" output
32	OUT2 AY	Logic output	Y	Receiver 2 "ONE" output
33	OUT2 BX	Logic output	X	Receiver 2 "ZERO" output
34	OUT2 AX	Logic output	X	Receiver 2 "ONE" output
35	OUT1 BY	Logic output	Y	Receiver 1 "ZERO" output
36	OUT1 AY	Logic output	Υ	Receiver 1 "ONE" output
37	OUT1 BX	Logic output	X	Receiver 1 "ZERO" output
38	OUT1 AX	Logic output	X	Receiver 1 "ONE" output
39	N/C			Not connected
40	IN1 AX	ARINC input	X	Receiver 1 positive input
41	IN1 BX	ARINC input	X	Receiver 1 negative input
42	IN1 AY	ARINC input	Y	Receiver 1 positive input
43	IN1 BY	ARINC input	Y	Receiver 1 negative input
44	IN2 AX	ARINC input	X	Receiver 2 positive input

#### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage (VDD)	-0.3 V to +7 V
Logic input voltage range	-0.3 V to +5.5 V
ARINC input voltage	-30 V to + 30 V
Driver peak output current	+1.0 A
Power dissipation at 25°C	350 mW
Solder Temperature	275°C for 10 sec
Storage Temperature	-65°C to +150°C

#### RECOMMENDED OPERATING CONDITIONS

Supply Voltage	
VDD	3.0 V to 5.5 V
Operating Temperature Range	
Industrial Screening	-40°C to +85°C
Hi-Temp Screening	-55°C to +125°C


NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

#### **ELECTRICAL CHARACTERISTICS**

VDD =  $5.0V \pm 5\%$  or  $3.3V \pm 5\%$ , Vss = 0V, TA = Operating Temperature Range (unless or otherwise specified).

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
ARINC INPUTS		•	-			
Input voltage ONE or ZE	RO VDIN	Differential input voltage	6.5	10	13	V
NU	JLL VNIN	Differential input voltage			2.5	V
Common me	ode Vсом	With respect to GND			±5.0	V
Input resistance INA to	INB Rdiff	Supplies floating	30	75		ΚΩ
Input to Vss or V	VDD RSUP	Supplies floating	19	40		ΚΩ
Input hysteresis	VHYS		0.5	1.0		V
Input capacitance ARINC differer	ntial C <sub>AD</sub>			5	10	pF
ARINC single ended to	Vss Cas				10	pF
TEST INPUTS	·	•				
Logic input voltage	ligh Vıн		2.0			V
I	_ow VIL				0.8	V
Logic input current	Sink IIH	VIH=2.0V			200	μA
Sou	ırce IIL	VIL=0.8V	-1.0			μΑ
OUTPUTS						
Logic output voltage	High Vон	IOH=-5mA, VDD=5.0V	2.4			V
		IOH=-4mA, VDD=3.3V	2.4			V
1	Low Vol	IoL=5mA, VDD=5.0V			0.4	V
		IoL=4mA, VDD=3.3V			0.4	V
Logic output voltage (CMOS)	High Vонс	Іон=-100μА	VDD-0.2			V
	Low Volc	IoL=100μA			Vss+0.2	V
SUPPLY CURRENT						
V <sub>DD</sub> current	IDD	HI-8444, HI-8445		5.5	10	mA
		HI-8448		11	20.0	mA
SWITCHING CHARACTERISTICS (TA = 25 °C	)					
Propagation delay IN to 0	OUT tlh	CL=50 pF		600		ns
	tHL	CL=50 pF		600		ns
Output rise time	tr	10% to 90%		50	80	ns
Output fall time	tF	90% to 10%		50	80	ns
Propagation delay TEST to 0	OUT ttoh			50		ns
	tтоL			50		ns

#### **TIMING DIAGRAMS**




#### **INTERNAL LIGHTNING PROTECTION (-10 Only)**

The HI-8444-10, HI-8445-10 and HI-8488-10 are similar to the "non -10" configurations with the exception that an external 15 Kohm resistor must be added in series with each ARINC input in order to properly detect the ARINC 429 specified input thresholds. This option is especially useful in applications where external lightning protection circuitry is required.

The HI-8444-10, HI-8445-10 and HI-8448-10 will meet the requirements of DO-160E, Level 3, waveforms 3, 4, 5A and 5B with the 15 Kohm series resistors in place.

Please refer to the Holt AN-300 Application Note for additional information and recommendations on lightening protection of Holt Line Drivers and Receivers.

#### ORDERING INFORMATION



# **REVISION HISTORY**

Revision	Date	Page	Description of Change
DS8444, Rev. G	05/30/08	1	Change "February" in title to "May".
		1	Change "Rev. F" and "02/08" in footer to "Rev. G" and "05/08" respectively.
		1	Changed "10 Kohm", "DO-160C/D", and "and 5A" in second paragraph of the Description to "15 Kohm", DO-160E", and "5A, and 5B" respectively.
		1	Changed "DO-160C/D" in fourth Feature bullet to "DO160E".
		1	Changed "Military" in fifth Feature bullet to "Hi-Rel"
		5	Changed "10 Kohm" in second and third paragraphs and in the Required Series Resistance of the Ordering information to "15 Kohm".
		5	Changed "DO-160D" and "4 and 5A" in third paragraph to "DO-160E" and "4, 5A, and 5B" respectively.
		6	Added Revision History page as new page 6.
		7	Renumbered page 6 as page 7
		8	Replaced the 44-Pin Plastic Quad Flat Pack (PQFP) drawing with new drawing.





# շ HI-8444, HI-8445, HI-8448 PACKAGE DIMENSIONS

#### **20-PIN PLASTIC TSSOP**


inches (millimeters)

Package Type: 20HS






BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)





## 44-PIN PLASTIC QUAD FLAT PACK (PQFP)


### inches (millimeters)

Package Type: 44PTQS









 $\frac{.012}{(.30)} \text{ R MAX.}$   $\frac{\checkmark}{\text{Detail A}} \qquad 0^{\circ} \le \Theta \le 7^{\circ}$ 

BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)