Device Engineering Incorporated

2102 E. Fifth St. Tempe, AZ 85281 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com

DEI1045 ARINC 429 QUAD LINE RECEIVER

Features:

- Converts ARINC 429 levels to TTL/CMOS digital data.
- Meets requirements of ARINC 429 digital information transfer system standards.
- Inputs internally protected to Lightning requirements of DO-160D level A3.
- Operates at data rates beyond ARINC 429 specifications to 5MHz.
- 5 Volt or 3.3 Volt operation.
- 20L 4.4mm TSSOP Package. Contact factory for additional package options.
- One-half volt receiver hysteresis.
- Operates within ±5 volts common mode input voltage range.
- BiCMOS process
- TTL/CMOS test inputs.

Functional Description:

The DEI1045 is a BICMOS device which contains four differential line receivers. Each receiver channel translates incoming ARINC 429 data bus signals to a pair of TTL/CMOS outputs. Each receiver operates independently, is lightning protected, and meets all requirements of the *ARINC 429 Digital Information Transfer Standard*.

The DEI1045 Quad Line Receiver can be used in conjunction with Device Engineering's family of avionics products in interfacing the ARINC 429 data bus.




Table 1: DEI1045 Truth Table			
INPUTS	OUTPUTS		
ARINC INPUTS	TTL/CMOS		
A _{IN} – B _{IN} V	OUT A	OUT B	
ONE (+10V)	1	0	
ZERO (-10V)	0	1	
NULL (0V)	0	0	

Table 2: Absolute Maximum Ratings					
PARAMETER	MIN	MAX	UNITS		
Supply Voltage (with respect to V _{SS})	-0.3	7.0	V		
Operating Frequency		5	MHz		
Operating Temperature	-40	+85	°C		
Storage Temperature	-55	+150	°C		
Input Voltage (ARINC Inputs)	-30	+30	V		
Power Dissipation @ 85 °C		350	mW		
Lead Soldering Temperature (10 sec duration)		280	°C		
Lightning Protection (ARINC 429 Channel Inputs) Waveform 3* Waveform 4 and 5* *Per DO160D level 3A See figures 6-8.	-600 -300	+600 +300	V		

Caution: Stresses above these limits can cause permanent damage.

The DEI1045 contains circuitry to protect inputs against damage due to high voltage static discharge. It has been characterized per JEDEC A114-A Human Body Model to Level 1 (1KV immunity). Observe precautions for handling and storing Electrostatic Sensitive Devices.

Table 3: Recommended Operating Conditions			
PARAMETER	SYMBOL	CONDITIONS	
Supply Voltage	Vcc	+5V ± 10% +3.3V ±10%	

Table 4: Package Thermal Characteristics		
20 TSSOP: Theta JC Theta JA—Four Layer PCB w/ Solid Plane per JEDEC JC15.1	17 °C/W 90 °C/W	




Figure 2: DEI1045 Pinout

Electrical Characteristics:

	Table 5: Electrica	I Characteris	stics			
Conditio	ns: Temperature: -40°C to +85	5°C; V _{DD} = +5	V ± 10% or	3.3V ± 10°	%	
PARAMETER	TEST CONDITION	SYMBOL	MIN	NOM	MAX	UNITS
	ARINC I	NPUTS	<u> </u>		1	l
$V_A - V_B$	OUT A = 1	V_{HI}	6.5	10	13	V
$V_A - V_B$	OUT B = 1	V _{LO}	-6.5	-10	-13	V
$V_A - V_B$	OUT A = 0 OUT B = 0	V _{NULL}	-2.5	0	2.5	V
Input Resistance IN _A to IN _B	V_{DD} open, Shorted to V_{SS} or +5V	R _{IN}	12k			Ω
Input Resistance IN _A or IN _B to V _{SS}	V_{DD} open, Shorted to V_{SS} or +5V	Rs	12k			Ω
Input Hysteresis			0.5	1.0		V
Input Capacitance IN _A to IN _B	V_{DD} open, Shorted to V_{SS} or +5V	C _{IN}			50	pF
Input Capacitance IN _A or IN _B to V _{SS}	V_{DD} open, Shorted to V_{SS} or +5V	Cs			50	pF
Input Common Mode Voltage	V _{HI,} V _{LO,} V _{NULL} Within limits	V _{CM}	-5		+5	V
	OUTF	PUTS				
OUT A or OUT B	$I_{OH} = 5\text{mA}, V_{DD} = 5\text{V (1)}$ $I_{OH} = 4\text{mA}, V_{DD} = 3.3\text{V}$	V _{OH}	2.4			V
OUT A or OUT B	$I_{OL} = 5mA, V_{DD} = 5V (1)$ $I_{OL} = 1.5mA, V_{DD} = 3.3V$	V _{OL}			0.4	V
OUT A or OUT B	I _{OH} = 100μA (1) CMOS Compatible	V _{OH}	V _{DD} – 50mV			V
OUT A or OUT B	I _{OL} = 100μA (1) CMOS Compatible	V _{OL}			V _{SS} + 50mV	V
	SUPPLY C	URRENT				T
V _{DD} Current	A/B IN open A/B OUT open	I _{DD}		5.5	11	mA
	SWITCHING CHAR	RACTERISTIC	S (1)			
			Max 3.3V		Max 5V	
Prop Delay IN A/B to OUT A/B		t _{LH}	95		55	nsec
Prop Delay IN A/B to OUT A/B		t _{HL}	70		45	nsec
OUT A/B rise time	10% to 90%	t _r	50		35	nsec
OUT A/B fall time	10% to 90%	t _f	25	·	15	nsec

^{1.} Parameter guaranteed by design and is not 100% tested.




Figure 3: DEI1045 Timing Diagram




Figure 4: DEI1045 Output Loading




Figure 5: DEI1045 Rise/Fall Time




Figure 6: DO160C/D Voltage Waveform #3 V_{OC} = 600V, I_{SC} = 24A, Frequency = 1.0MHZ ±20%




Figure 7: DO160C/D Voltage Waveform #4 V_{OC} = 300V, I_{SC} = 60A




Figure 8: DO160C/D Voltage Waveform #5 $V_{OC} = 300V$, $I_{SC} = 300A$

Notes:

- 1. Voc = Peak Open Circuit Voltage available at the calibration point.
- 2. Isc = Peak Short Circuit Current available at the calibration point.
- 3. Amplitude tolerances: +10%, -0%
- 4. The ratio of Voc to lsc is the generator source impedance to be used for genera-




Figure 9: DEI 20 Lead TSSOP Package Dimensions JEDEC MO-153-AC

DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.