International Rectifier

IRF530NSPbF
IRF530NLPbF
HEXFET® Power MOSFET


- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


Description


Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D^2Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D^2Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRF530NL) is available for low-profile applications.







Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V ⑦	17	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V ⑦	12	Α
I _{DM}	Pulsed Drain Current ①⑦	60	
P _D @T _A = 25°C	Power Dissipation	3.8	W
P _D @T _C = 25°C	Power Dissipation	70	W
	Linear Derating Factor	0.47	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
I _{AR}	Avalanche Current①	9.0	Α
E _{AR}	Repetitive Avalanche Energy①	7.0	mJ
dv/dt	Peak Diode Recovery dv/dt 30	7.4	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		2.15	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted, steady-state)**		40	C/VV

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I _D = 1mA ⑦
R _{DS(on)}	Static Drain-to-Source On-Resistance			90	mΩ	V _{GS} = 10V, I _D = 9.0A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
9fs	Forward Transconductance	12			S	V _{DS} = 50V, I _D = 9.0A⊕⑦
I _{DSS}	Drain-to-Source Leakage Current			25	μA	$V_{DS} = 100V, V_{GS} = 0V$
פטי	Brain to Godroe Educage Guiterit			250	μΛ	$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
lasa	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
Qg	Total Gate Charge			37		$I_{D} = 9.0A$
Q _{gs}	Gate-to-Source Charge			7.2	nC	$V_{DS} = 80V$
Q _{gd}	Gate-to-Drain ("Miller") Charge			11		V_{GS} = 10V, See Fig. 6 and 13 ⑦
t _{d(on)}	Turn-On Delay Time		9.2			$V_{DD} = 50V$
t _r	Rise Time		22		ns	$I_D = 9.0A$
t _{d(off)}	Turn-Off Delay Time		35		113	$R_G = 12\Omega$
t _f	Fall Time		25			V _{GS} = 10V, See Fig. 10 ⊕⑦
1-	Internal Drain Inductance		4.5			Between lead,
L _D	internal Drain Inductance		4.5		nH	6mm (0.25in.)
L _S	Internal Source Inductance		7.5		'"'	from package
						and center of die contact
C _{iss}	Input Capacitance		920			$V_{GS} = 0V$
Coss	Output Capacitance		130			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		19		pF	$f = 1.0 MHz$, See Fig. 5 \bigcirc
E _{AS}	Single Pulse Avalanche Energy 2 ⑦		340⑤	936	mJ	I _{AS} = 9.0A, L = 2.3mH

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			17		MOSFET symbol
	(Body Diode)			17	A	showing the
I _{SM}	Pulsed Source Current			60	, ,	integral reverse
	(Body Diode)①		60		p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 9.0A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		93	140	ns	$T_J = 25^{\circ}C, I_F = 9.0A$
Q _{rr}	Reverse Recovery Charge		320	480	nC	di/dt = 100A/µs ④⑦
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Starting $T_J = 25^{\circ}C$, L = 2.3mH $R_G = 25\Omega$, $I_{AS} = 9.0A$, $V_{GS} = 10V$ (See Figure 12)
- $\ \Im \ I_{SD} \leq 9.0A, \ di/dt \leq 410A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175^{\circ}C$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- ⑤ This is a typical value at device destruction and represents operation outside rated limits.
- 6 This is a calculated value limited to $T_J = 175^{\circ}C$.
- ② Uses IRF530N data and test conditions.
- **When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994

International Rectifier

IRF530NS/LPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRF530NS/LPbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

7

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T for P-Channel




*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig 14. For N-channel HEXFET® power MOSFETs

International TOR Rectifier


D²Pak Package Outline




D²Pak Part Marking Information (Lead-Free)



TO-262 Package Outline





TO-262 Part Marking Information




D²Pak Tape & Reel Infomation

Dimensions are shown in millimeters (inches)







Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.03/04

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/