

Notes (1), (2)

Bank	VREFB Group	Pin Name/	Optional	Configuration	E144	M164	F256/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	Notes (1), (2) DQS for X16/X18 in
Number	VKEFB Gloup	Function	Function(s)	Function	(3)	IVI 104	U256	E144	M164	F256/U256	F256/U256
Number		unction	T diletion(s)	diction	(3)		0230	L144	IW 104	1 230/0230	1 250/0250
B1	VREFB1N0	Ю			1	B2	D4				
B1	VREFB1N0	IO			2	B1	E5				
B1	VREFB1N0	IO			3	A1	F5				
B1	VREFB1N0	IO			4	C1	B1			DQS2L/CQ3L	DQS2L/CQ3L
B1	VREFB1N0	VCCINT			5						
B1	VREFB1N0	IO	DIFFIO_L1p				C2				
B1	VREFB1N0	IO	DIFFIO_L1n	DATA1, ASDO	6	D2	C1				
B1	VREFB1N0	IO	VREFB1N0		7	D1	F3				
B1	VREFB1N0	IO	DIFFIO_L2p	FLASH_nCE, nCSO	8	E1	D2				
B1	VREFB1N0	IO	DIFFIO_L2n				D1				
B1	VREFB1N0	nSTATUS	_	nSTATUS	9	E2	F4				
B1	VREFB1N0	IO					G5				
B1	VREFB1N0	IO	DIFFIO_L3p				F2				
B1	VREFB1N0	IO	DIFFIO_L3n				F1				
								DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,
B1	VREFB1N0	IO	DIFFIO_L4p		10	F2	G2	DPCLK0	DPCLK0	DPCLK0	DPCLK0
B1	VREFB1N0	IO	DIFFIO_L4n		11	F1	G1				
B1	VREFB1N0	DCLK	_	DCLK	12	F3	H1				
B1	VREFB1N0	IO		DATA0	13	G1	H2				
B1	VREFB1N0	nCONFIG		nCONFIG	14	G2	H5				
B1	VREFB1N0	TDI		TDI	15	G3	H4				
B1	VREFB1N0	TCK		TCK	16	H2	H3				
B1	VREFB1N0	VCCIO1			17						
B1	VREFB1N0	TMS		TMS	18	H1	J5				
B1	VREFB1N0	GND		1	19						
B1	VREFB1N0	TDO		TDO	20	НЗ	J4				
B1	VREFB1N0	nCE		nCE	21	H4	J3				
B1	VREFB1N0	CLK0	DIFFCLK_0p		22	J2	E2				
B1	VREFB1N0	CLK1	DIFFCLK_0n		23	J1	E1				
B2	VREFB2N0	CLK2	DIFFCLK_1p		24	K3	M2				
B2	VREFB2N0	CLK3	DIFFCLK_1n		25	J3	M1				
B2	VREFB2N0	IO	DIFFIO_L5p				J2			DQ1L	
B2	VREFB2N0	IO	DIFFIO_L5n				J1			DQ1L	
B2	VREFB2N0	IO					J6		1		
B2	VREFB2N0	VCCIO2			26		1			1	
B2	VREFB2N0	10	DIFFIO_L6p		-		K6		1		
B2	VREFB2N0	GND	5 <u>5_</u> Lop		27		1			1	
B2	VREFB2N0	IO	DIFFIO_L6n		28	K1	L6		1		
B2	VREFB2N0	VCCINT		1	29	1	1	1	1		
B2	VREFB2N0	IO	DIFFIO_L7p		Ť –		K2		1		
B2	VREFB2N0	IO	DIFFIO L7n				K1			DQ1L	
			55_E/III		<u> </u>		1	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,
B2	VREFB2N0	IO	DIFFIO_L8p		30	L2	L2	DPCLK1	DPCLK1	DPCLK1	DPCLK1
B2	VREFB2N0	IO	DIFFIO_L8n			K2	L1			DQ1L	-
B2	VREFB2N0	IO	VREFB2N0		31	L1	L3				
B2	VREFB2N0	IO	DIFFIO_L9p			L3	N2			DQ1L	

Pin List



Notes (1), (2)

Bank	VREFB Group	Pin Name/	Optional	Configuration	E144	M164	F256/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	Notes (1), (2) DQS for X16/X18 in
Number	VKEFB Gloup	Function	Function(s)	Function	(3)	WI 104	U256	E144	M164	F256/U256	F256/U256
					,						
B2	VREFB2N0	Ю	DIFFIO_L9n				N1			DQ1L	
B2	VREFB2N0	Ю	RUP1		32	M1	K5			DQ1L	
B2	VREFB2N0	IO	RDN1		33	M2	L4			DQ1L	
B2	VREFB2N0	IO			34	М3					
B2	VREFB2N0	IO					R1			DQS3L/CQ3L#	DQS3L/CQ3L#
B2	VREFB2N0	IO	DIFFIO_L10p				P2			DQ1L	
B2	VREFB2N0	IO	DIFFIO_L10n				P1			DM1L/BWS#1L	
B2	VREFB2N0	VCCA1			35	R1	L5				
B2	VREFB2N0	GNDA1			36	P1	M5				
B2	VREFB2N0	VCCD_PLL1			37	P2	N4				
B3	VREFB3N0	IO	DIFFIO_B1p		38	R2	N3				
B3	VREFB3N0	IO	DIFFIO_B1n		39	R3	P3			DM3B/BWS#3B	DM5B1/BWS#5B1
B3	VREFB3N0	IO	DIFFIO_B2p			P3	R3			DQ3B	DQ5B
B3	VREFB3N0	Ю	DIFFIO_B2n				T3				
B3	VREFB3N0	VCCIO3			40						
B3	VREFB3N0	GND			41						
								DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,
B3	VREFB3N0	IO			42	R4	T2	DPCLK2	DPCLK2	DPCLK2	DPCLK2
B3	VREFB3N0	IO	PLL1_CLKOUTp		43	P5	R4				
B3	VREFB3N0	IO	PLL1_CLKOUTn		44	R5	T4				
B3	VREFB3N0	VCCINT			45						
B3	VREFB3N0	IO	DIFFIO_B4p				N5			DQ3B	DQ5B
B3	VREFB3N0	IO	DIFFIO_B4n				N6			DQ3B	DQ5B
B3	VREFB3N0	IO				P6	M6			DQ3B	DQ5B
B3	VREFB3N0	IO	VREFB3N0		46	N5	P6				
B3	VREFB3N0	VCCIO3			47						
B3	VREFB3N0	IO	DIFFIO_B5p				M7			DQS3B/CQ3B#	DQS3B/CQ3B#
B3	VREFB3N0	GND			48						
B3	VREFB3N0	IO	DIFFIO_B5n				K8				
B3	VREFB3N0	IO	DIFFIO_B6p				R5			DQ3B	DQ5B
B3	VREFB3N0	IO	DIFFIO_B6n				T5				
B3	VREFB3N0	IO	DIFFIO_B7p				R6			DQ3B	DQ5B
B3	VREFB3N0	IO	DIFFIO_B7n				T6				
B3	VREFB3N0	IO					L7			DQ3B	DQ5B
B3	VREFB3N0	Ю	DIFFIO_B8p				R7			DQ3B	DQ5B
B3	VREFB3N0	IO	DIFFIO_B8n				T7			DQS5B/CQ5B#	DQS5B/CQ5B#
B3	VREFB3N0	IO	DIFFIO_B9p		49	R6	L8	DQ1B	DQ1B	DQ3B	DQ5B
B3	VREFB3N0	Ю	DIFFIO_B9n		50	R7	M8	DQ1B	DQ1B	DM5B/BWS#5B	DM5B0/BWS#5B0
B3	VREFB3N0	Ю	DIFFIO_B10p		51	P7	N8	DQ1B	DQ1B	DQ5B	DQ5B
B3	VREFB3N0	IO	DIFFIO_B10n				P8			DQ5B	DQ5B
B3	VREFB3N0	Ю	DIFFIO_B11p		52	N6	R8				
B3	VREFB3N0	Ю	DIFFIO_B11n		53	N7	T8				
B4	VREFB4N0	IO	DIFFIO_B12p		54	P8	R9				
B4	VREFB4N0	IO	DIFFIO_B12n		55	R8	T9				
B4	VREFB4N0	IO	DIFFIO_B13p				K9				
B4	VREFB4N0	IO	DIFFIO_B13n	1	1		L9				

Copyright © 2009 Altera Corp. Pin List Page 2 of 12



Notes (1), (2)

Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (3)	M164	F256/ U256	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256
B4	VREFB4N0	IO	DIFFIO_B14p				M9				
B4	VREFB4N0	VCCIO4	<u> </u>		56						
B4	VREFB4N0	IO	DIFFIO_B14n				N9			DQ5B	DQ5B
B4	VREFB4N0	GND			57		1				
B4	VREFB4N0	IO	DIFFIO_B15p		58	R9	R10	DQ1B	DQ1B	DQ5B	DQ5B
B4	VREFB4N0	Ю	DIFFIO_B15n				T10			DQS4B/CQ5B	DQS4B/CQ5B
B4	VREFB4N0	IO	DIFFIO_B16p		59	N8	R11	DQ1B	DQ1B	DQ5B	DQ5B
B4	VREFB4N0	IO	DIFFIO_B16n		60	P9	T11	DQ1B	DQ1B		
B4	VREFB4N0	VCCINT			61						
B4	VREFB4N0	IO	DIFFIO_B17p				R12			DQ5B	DQ5B
B4	VREFB4N0	Ю	DIFFIO_B17n				T12			DQ5B	DQ5B
B4	VREFB4N0	VCCIO4			62						
B4	VREFB4N0	IO	DIFFIO_B18p				K10				
B4	VREFB4N0	GND			63						
B4	VREFB4N0	Ю	DIFFIO_B18n				L10				
B4	VREFB4N0	Ю			64	P10	P9			DQS2B/CQ3B	DQS2B/CQ3B
B4	VREFB4N0	IO	VREFB4N0		65	R10	P11				
B4	VREFB4N0	Ю	DIFFIO_B19p			N11	R13				
B4	VREFB4N0	Ю	DIFFIO_B19n			P11	T13			DQ5B	DQ5B
B4	VREFB4N0	IO	RUP2		66	N12	M10	DQ1B	DQ1B		
B4	VREFB4N0	Ю	RDN2		67	P12	N11	DQ1B	DQ1B		
B4	VREFB4N0	Ю	DIFFIO_B20p				T14			DQ5B	DQ5B
B4	VREFB4N0	IO	DIFFIO_B20n		68	R11	T15	DQS0B/CQ1B, DPCLK3	DQS0B/CQ1B, DPCLK3	DQS0B/CQ1B, DPCLK3	DQS0B/CQ1B, DPCLK3
B4	VREFB4N0	IO	_		69	R12	R14				
B4	VREFB4N0	Ю	DIFFIO_B21p		70	N10	P14				
B4	VREFB4N0	Ю	DIFFIO_B21n		71		L11				
B4	VREFB4N0	IO	DIFFIO_B22p		72	R14	M11				
B4	VREFB4N0	IO	DIFFIO_B22n			R13	N12				
B5	VREFB5N0	Ю			73	P14	N13				
B5	VREFB5N0	Ю			74	P15	M12				
B5	VREFB5N0	Ю			75	R15	L12				
B5	VREFB5N0	Ю					K12				
B5	VREFB5N0	Ю	RUP3		76	N15	N14			DM1R/BWS#1R	
B5	VREFB5N0	Ю	RDN3		77	M14	P15			DQ1R	
B5	VREFB5N0	Ю	DIFFIO_R11n				P16			DQS3R/CQ3R#	DQS3R/CQ3R#
B5	VREFB5N0	Ю	DIFFIO_R11p				R16			DQ1R	
B5	VREFB5N0	VCCINT			78						
B5	VREFB5N0	Ю					K11				
B5	VREFB5N0	Ю	DIFFIO_R10n		79	M15	N16			DQ1R	
B5	VREFB5N0	Ю	DIFFIO_R10p			L14	N15			DQ1R	
B5	VREFB5N0	Ю	VREFB5N0		80	L15	L14				
B5	VREFB5N0	Ю					L13			DQ1R	
B5	VREFB5N0	Ю	DIFFIO_R9n				L16			DQ1R	
B5	VREFB5N0	VCCIO5			81						
B5	VREFB5N0	IO	DIFFIO_R9p			K12	L15				

Pin List



Pin Information for the Cyclone® III EP3C10 Device Version 1.3 Notes (1), (2)

Bank	VREFB Group	Pin Name/	Optional	Configuration	E144	M164	F256/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	Notes (1) DQS for X16/X18
lumber		Function	Function(s)	Function	(3)		U256	E144	M164	F256/U256	F256/U256
5	VREFB5N0	GND			82						
5	VREFB5N0	IO			83	K13	J11				
5	VREFB5N0	IO	DIFFIO_R8n		84	J12	K16			DQ1R	
								DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQS1R/CQ1R#,
35	VREFB5N0	IO	DIFFIO_R8p		85	K14	K15	DPCLK4	DPCLK4	DPCLK4	DPCLK4
5	VREFB5N0	IO	DIFFIO_R7n	DEV_OE	86	K15	J16				
5	VREFB5N0	IO	DIFFIO_R7p	DEV_CLRn	87	J13	J15				
5	VREFB5N0	IO	DIFFIO_R6n				J14			DQ1R	
35	VREFB5N0	IO	DIFFIO_R6p				J12				
35	VREFB5N0	Ю					J13			DQ1R	
35	VREFB5N0	CLK7	DIFFCLK_3n		88	J15	M16				
5	VREFB5N0	CLK6	DIFFCLK_3p		89	J14	M15				
6	VREFB6N0	CLK5	DIFFCLK_2n		90	H15	E16				
36	VREFB6N0	CLK4	DIFFCLK_2p		91	H14	E15				
36	VREFB6N0	CONF_DONE		CONF_DONE	92	H13	H14				
36	VREFB6N0	VCCIO6			93						
36	VREFB6N0	MSEL0		MSEL0	94	G13	H13				
36	VREFB6N0	GND			95						
36	VREFB6N0	MSEL1		MSEL1	96	G14	H12				
36	VREFB6N0	MSEL2		MSEL2	97	G15	G12				
36	VREFB6N0	IO	DIFFIO_R5n				H16				
36	VREFB6N0	IO	DIFFIO_R5p				H15				
36	VREFB6N0	IO	DIFFIO_R4n	INIT_DONE	98	F13	G16				
36	VREFB6N0	IO	DIFFIO_R4p	CRC_ERROR	99	F14	G15				
36	VREFB6N0	IO			100	F15	F13				
36	VREFB6N0	IO	DIFFIO_R3n	nCEO	101	E14	F16				
36	VREFB6N0	VCCINT			102						
36	VREFB6N0	IO	DIFFIO_R3p	CLKUSR	103	E15	F15				
	VREFB6N0	10				D14		DQS0R/CQ1R, DPCLK5	DQS0R/CQ1R, DPCLK5	DQS0R/CQ1R, DPCLK5	DQS0R/CQ1R, DPCLK5
36 36	VREFB6N0	10	VDEEDONO		104 105	D14	B16 F14	DECENS	DECENS	DECENS	DECENS
	VREFB6N0	10	VREFB6N0 DIFFIO_R2n		105	פוע	D16				
36		10									
36	VREFB6N0		DIFFIO_R2p				D15	+			
36	VREFB6N0	10	DIFFIO D4*	+	100	C15	G11			DOCAD/COAD	DOCOD/COOD
36	VREFB6N0	10	DIFFIO_R1n		106	C15	C16 C15			DQS2R/CQ3R	DQS2R/CQ3R
36	VREFB6N0	10	DIFFIO_R1p		407	145					+
36	VREFB6N0	VCCA2	+		107	A15	F12	+			+
36	VREFB6N0	GNDA2	+		108	B15	E12				+
36	VREFB6N0	VCCD_PLL2	DIEELO TO		109	B14	D13				
37	VREFB7N0	10	DIFFIO_T21n				C14			DOST	DOST
37	VREFB7N0	IO	DIFFIO_T21p			D : -	D14			DQ5T	DQ5T
37	VREFB7N0	Ю	DIFFIO_T20n			B13	D11	D000T/004T	DOOOT/CC4T	DOOOT/CC 1T	D000T/004T
7	VDEEDZNO	10	DIEEIO TOC-		440	A 4 4	D40	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,
37	VREFB7N0	10	DIFFIO_T20p		110	A14	D12	DPCLK6	DPCLK6	DPCLK6	DPCLK6
37 37	VREFB7N0 VREFB7N0	10 10	DIFFIO_T19n DIFFIO_T19p	1	111	A13	A13 B13			DQ5T	DQ5T



Notes (1), (2)

Bank	VREFB Group	Pin Name/	Optional	Configuration	E144	M164	F256/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X16/X18 in
Number		Function	Function(s)	Function	(3)		U256	E144	M164	F256/U256	F256/U256
B7	VREFB7N0	Ю	PLL2_CLKOUTn		112	B12	A14				
B7	VREFB7N0	IO	PLL2_CLKOUTp		113	A12	B14				
B7	VREFB7N0	IO	RUP4		114	B11	E11	DQ1T	DQ1T		
B7	VREFB7N0	IO	RDN4		115	A11	E10	DQ1T	DQ1T		
B7	VREFB7N0	VCCINT			116						
B7	VREFB7N0	IO	DIFFIO_T18n				A12			DQ5T	DQ5T
B7	VREFB7N0	IO	DIFFIO_T18p				B12			DQ5T	DQ5T
B7	VREFB7N0	VCCIO7	·		117						
B7	VREFB7N0	IO	DIFFIO_T17n				A11			DQ5T	DQ5T
B7	VREFB7N0	GND			118						
B7	VREFB7N0	IO	DIFFIO_T17p				B11			DQ5T	DQ5T
B7	VREFB7N0	IO	VREFB7N0		119	B10	C11				
B7	VREFB7N0	IO	DIFFIO_T16n		120	A10	F10	DQ1T	DQ1T		
B7	VREFB7N0	IO	DIFFIO_T16p		121	C9	F9			DQS2T/CQ3T	DQS2T/CQ3T
B7	VREFB7N0	IO	DIFFIO_T15n				F11				
B7	VREFB7N0	IO	DIFFIO_T15p				A15				
B7	VREFB7N0	IO	DIFFIO_T14n				A10			DQ5T	DQ5T
B7	VREFB7N0	VCCIO7			122						
B7	VREFB7N0	IO	DIFFIO_T14p				B10			DQ5T	DQ5T
B7	VREFB7N0	GND			123						
B7	VREFB7N0	IO	DIFFIO_T13n			D9	C9			DQ5T	DQ5T
B7	VREFB7N0	IO	DIFFIO_T13p		124	D8	D9			DM5T/BWS#5T	DM5T0/BWS#5T0
B7	VREFB7N0	IO			125	A9	E9			DQS4T/CQ5T	DQS4T/CQ5T
B7	VREFB7N0	IO	DIFFIO_T12n		126	В9	A9				
B7	VREFB7N0	IO	DIFFIO_T12p		127	A8	В9				
B8	VREFB8N0	IO	DIFFIO_T11n		128	В8	A8				
B8	VREFB8N0	IO	DIFFIO_T11p		129	A7	B8				
B8	VREFB8N0	VCCIO8			130						
B8	VREFB8N0	IO					C8			DQS5T/CQ5T#	DQS5T/CQ5T#
B8	VREFB8N0	GND			131						
B8	VREFB8N0	IO					D8			DQ3T	DQ5T
B8	VREFB8N0	IO	DIFFIO_T10n	DATA2	132	C7	E8	DQ1T	DQ1T	DQ3T	DQ5T
B8	VREFB8N0	IO	DIFFIO_T10p	DATA3	133	B7	F8	DQ1T	DQ1T		
B8	VREFB8N0	IO	DIFFIO_T9n			В6	A7			DQ3T	DQ5T
B8	VREFB8N0	IO	DIFFIO_T9p	DATA4		A6	B7		DQ1T	DQ3T	DQ5T
B8	VREFB8N0	VCCINT	·		134						
B8	VREFB8N0	IO	DIFFIO_T8n		135		F6	DQ1T			
B8	VREFB8N0	IO	DIFFIO_T8p				F7				
B8	VREFB8N0	IO	VREFB8N0		136	C6	C6				
B8	VREFB8N0	IO	DIFFIO_T7n				A6			DQS3T/CQ3T#	DQS3T/CQ3T#
B8	VREFB8N0	IO	DIFFIO_T7p				В6			DQ3T	DQ5T
B8	VREFB8N0	IO		DATA5	137	A5	E7	DQ1T	DQ1T	DQ3T	DQ5T
B8	VREFB8N0	IO		DATA6	138	B4	E6			DQ3T	DQ5T
B8	VREFB8N0	IO	DIFFIO_T6n	DATA7	1	A4	A5			DQ3T	DQ5T
B8	VREFB8N0	VCCIO8	_		139						
B8	VREFB8N0	GND			140						

Page 5 of 12 Copyright © 2009 Altera Corp. Pin List



Notes (1), (2)

Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (3)	M164	F256/ U256	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256
38	VREFB8N0	IO	DIFFIO_T5n				A2				
38	VREFB8N0	IO	DIFFIO_T5p		141	C4	B5			DQ3T	DQ5T
38	VREFB8N0	IO	DIFFIO_T4n				A4			DM3T/BWS#3T	DM5T1/BWS#5T1
38	VREFB8N0	IO	DIFFIO_T4p				B4				
38	VREFB8N0	IO	DIFFIO_T3n				D5				
38	VREFB8N0	IO	DIFFIO_T3p				D6				
38	VREFB8N0	IO	DIFFIO_T2n				A3				
38	VREFB8N0	10	DIFFIO_T2p		142	A3	В3	DQS1T/CQ1T#, DPCLK7	DQS1T/CQ1T#, DPCLK7	DQS1T/CQ1T#, DPCLK7	DQS1T/CQ1T#, DPCLK7
38	VREFB8N0	IO	DIFFIO_T1n		143	A2	C3	DQ1T	DQ1T	-	
38	VREFB8N0	Ю	DIFFIO_T1p		144	B3	D3	DM1T	DM1T		
		VCCINT				D3	G6				
		VCCINT				D6	G7				
		VCCINT				N2	G8				
		VCCINT				D10	G9				
		VCCINT				F12	G10				
		VCCINT				H12	H6				
		VCCINT				M8	H11				
		VCCINT				M11	K7				
		VCCIO1				F4	E3				
		VCCIO1					G3				
		VCCIO2				J4	K3				
		VCCIO2				0.	M3				
		VCCIO3				M5	P4				
		VCCIO3				M6	P7				
		VCCIO3					T1				
		VCCIO4				M9	P10				
		VCCIO4				N9	P13				
		VCCIO4					T16				
		VCCIO5				L13	K14				
		VCCIO5				- 10	M14				
		VCCIO6				D13	E14				
		VCCIO6					G14				
		VCCIO7				C10	A16				
		VCCIO7				C11	C10				
		VCCIO7					C13				
		VCCIO8				B5	A1				
		VCCIO8				C5	C4				
		VCCIO8					C7				
		GND				E3	H7				
		GND				G12	H8				
		GND				D7	H9				
	1	GND				N14	H10				
	1	GND				M7	J7				
		GND				N1	J8				
	+	GND		+	+	P13	J9	+	1		



Pin Information for the Cyclone[®] III EP3C10 Device Version 1.3 Notes (1), (2)

D I .	VDEED O	Din Name /	0	0 11 11	F4.44	11404	E0E0/	DOG (VO/VO !	DOO (VO/VO !	DOD 1 VO(VO !	110100 (1); (2)
Bank	VREFB Group		Optional	Configuration	E144	M164	F256/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X16/X18 in
Number		Function	Function(s)	Function	(3)		U256	E144	M164	F256/U256	F256/U256
		GND				P4	J10				
		GND				K4	B2				
		GND				N4	B15				
		GND				G4	C5				
		GND				D5	C12				
		GND				C12	D7				
		GND				D11	D10				
		GND				C14	E4				
		GND				M13	E13				
		GND				M10	G4				
		GND				C2	G13				
		GND				C8	K4				
		GND				E13	K13				
		GND					M4				
		GND					M13				
		GND					N7				
		GND					N10				
		GND					P5				
		GND					P12				
		GND					R2				
		GND					R15				

Notes:

- (1) If the p pin or n pin is not available for the package, this means the particular differential pair is not supported.
- (2) DQS pins that do not have the associated DQ pins are not supported.
- (3) The E144 package has an exposed pad at the bottom of the package. This exposed pad is a ground pad that must be connected to the ground plane on your PCB. This exposed pad is used for electrical connectivity, and not for thermal purposes.

Pin List Page 7 of 12



Pin Information for the Cyclone[®] III EP3C10 Device Version 1.3 Note (1)

	Pin Type (1st, 2nd, and 3rd	
Pin Name	Function)	Pin Description
		Supply and Reference Pins
VCCINT	Power	These are internal logic array voltage supply pins.
VCCIO[18]	Power	These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the input and output buffers for all I/O standards. VCCIO powers up the JTAG pins (TCK, TMS, TDI, and TDO) and the following configuration pins: nCONFIG, DCLK, DATA[150], nCE, nCEO, nWE, nRESET, nOE, FLASH_nCE,nCSO and CLKUSR.
GND	Ground	Device ground pins. All GND pins should be connected to the board GND plane.
VREFB[18]N[02]	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-referenced pins for the bank. If voltage-referenced I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
VCCA[14]	Power	Supply (analog) voltage for PLLs[14] and other analog circuits in the device.
VCCD_PLL[14]	Power	Supply (digital) voltage for PLLs[14].
RUP[14]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 2, 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank. If not required, this pin is a regular I/O pin.
RDN[14]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 2, 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank. If not required, this pin is a regular I/O pin.
GNDA[14]	Ground	Ground for PLL[14]. You can connect these pins to GND plane on the board.
NC	No Connect	Do not drive signals into these pins.
		Dedicated Configuration/JTAG Pins
DATA0	Input (PS, FPP, AS) Bidirectional open drain (AP)	Dedicated configuration data input pin. In serial configuration modes, bit-wide configuration data is received through this pin. In AS mode, DATA0 has an internal pull-up resistor that is always active. After AS configuration, DATA0 is a dedicated input pin with optional user control. After PS or PP configuration, DATA0 is available as a user I/O pin and the state of this pin depends on the Dual-Purpose Pin settings. After AP configuration, DATA0 is a dedicated bidirectional pin with optional user control.
MSEL[30]	Input	Configuration input pins that set the Cyclone III device configuration scheme. These pins must be hardwired to VCCA or GND. Some of the smaller devices or package options do not support the AP flash programming and do not have the MSEL[3] pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user mode causes the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration. The input buffer on this pin supports hysteresis using Schmitt trigger circuitry.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization.
TCK	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TCK to GND.
TMS	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TMS to VCC.
TDI	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TDI to VCC.
TDO	Output	Dedicated JTAG output pin.
		Clock and PLL Pins
CLK[0,2,4,6,9,11,13,15], DIFFCLK_[07]p	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user input pins.
CLK[1,3,5,7,8,10,12,14], DIFFCLK_[07]n	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.
PLL[14]_CLKOUT[p,n]	I/O, Output	I/O pins that be used as two single-ended clock output pins or one differential clock output pair. These pins can only use the differential I/O standard if it is being fed by a PLL output.

Pin Definitions



Pin Information for the Cyclone[®] III EP3C10 Device Version 1.3 Note (1)

	Pin Type (1st, 2nd, and 3rd	
Pin Name	Function)	Pin Description
	,	Optional/Dual-Purpose Configuration Pins
DCLK	Input (PS, FPP) I/O, Output (AS, AP)	Configuration clock pin. In PS and PP configuration modes, DCLK is used to clock configuration data from an external source into the Cyclone III device. In AS and AP modes, DCLK is an output from the Cyclone III device that provides timing for the configuration interface. After AS or AP configuration, this pin is available as a user I/O pin with optional user control.
nCEO	I/O, Output	Output that drives low when device configuration is complete.
		This pin functions as FLASH_nCE in AP mode, and nCSO in AS mode. This pin has an internal pull-up resistor that is always active.
FLASH nCE, nCSO	I/O, Output	nCSO: Output control signal from the Cyclone III device to the serial configuration device in AS mode that enables the configuration device. FLASH_nCE: Output control signal from the Cyclone III device to the parallel flash in AP mode that enables the flash.
FLASH_NCE, NCSO	I/O, Output	
		This pin functions as DATA1 in PS, FPP, and AP modes, and as ASDO in AS mode.
		DATA1: Data input in non-AS mode. Byte-wide or word-wide configuration data is presented to the target device on DATA[70] or DATA[150] respectively. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual-Purpose Pin settings. After AP configuration, DATA1 is a dedicated bidirectional pin with optional user control.
DATA1, ASDO	Input (FPP) Output (AS) Bidirectional open-drain (AP)	ASDO: Control signal from the Cyclone III device to the serial configuration device in AS mode used to read out configuration data. In AS mode, this ASDO pin has an internal pull-up resistor that is always active. After AS configuration, this pin is a dedicated output pin with optional user control.
DATA[72]	Input (FPP) Bidirectional open-drain (AP)	Data inputs. Byte-wide or word-wide configuration data is presented to the target device on DATA[70] or DATA[150] respectively. In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA[72] are available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings. After AP configuration, DATA[72] are dedicated bidirectional pins with optional user control.
DATA[158]	Bidirectional open-drain (AP)	Data inputs. Btye-wide or word-wide configuration data is presented to the target device on DATA[150]. In PS, FPP, or AS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After AP configuration, DATA[158] are dedicated bidirectional pins with optional user control.
PADD[230]	I/O, Output (AP)	24-bit address bus from the Cyclone III device to the parallel flash in AP mode.
nRESET	I/O, Output (AP)	Active-low reset output. Driving the nRESET pin low resets the parallel flash.
nAVD	I/O, Output (AP)	Active-low address valid output. Driving the nAVD pin low during read or write operation indicates to the parallel flash that valid address is present on the PADD[230] address bus.
nOE	I/O, Output (AP)	Active-low output enable to the parallel flash. Driving the nOE pin low during read operation enables the parallel flash outputs (DATA[150]).
nWE	I/O, Output (AP)	Active-low write enable to the parallel flash. Driving the nWE pin low during write operation indicates to the parallel flash that data on the DATA[150] bus is valid.
CRC_ERROR	I/O, Output	Active-high signal that indicates that the error-detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error-detection circuit is enabled. This pin can be set in Quartus software to support open-drain output.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional chip-wide reset pin that allows you to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. The DEV_CLRn pin does not affect JTAG boundary-scan or programming operations. This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.

Pin Definitions



Pin Information for the Cyclone[®] III EP3C10 Device Version 1.3 Note (1)

	Pin Type (1st, 2nd, and 3rd	
Pin Name	Function)	Pin Description
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose status pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software. Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR)
CLKUSR	I/O, Input	option in the Quartus II software. Dual-Purpose Differential and External Memory Interface Pins
DIFFIO_[L,R,T,B][061][n,p]	I/O. TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS-compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DQS[05][L,R,T,B]/CQ[1,3,5][L,R,T,B][#],DP CLK[011]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high fan-out control signals such as clocks, asynchronous clears, presets, and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-shift circuitry, which allows for the fine tuning of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQS[05][L,R,T,B]/CQ[1,3,5][L,R,T,B][#],CD PCLK[07]	I/O, DQS/CQ, CDPCLK	Dual-purpose CDPCLK/DQS pins can connect to the global clock network for high fan-out control signals such as clocks, asynchronous clears, presets, and clock enables. Only one of the two CDPCLK in each corner can feed the clock control block at a time. The other pin can be used as general-purpose I/O pin. The CDPCLK signals incur more delay to the clock block control because they are multiplexed before being driven into the clock block control. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-shift circuitry, which allows for the fine tuning of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[05][L,R,T,B]	I/O, DQ	Optional data signal for use in external memory interfaces.
DM[05][L,R,B,T][01]/BWS#[05][L,R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDRII SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.

Note:

(1) The pin definitions are prepared based on the device with the largest density, EP3C120. Refer to the pin list for the availability of pins in each density.

Pin Definitions Page 10 of 12



		VREF0B8	VREF0B7	PLI	2
		B8	B7	1	
VREF0B1	B1			9 8	VREF0B6
VREB0B2	B2			B5	VREBOBS
PI	L1	B3	B4		
		VREF0B3	VREF0B4		

Notes:

- (1) This is a top view of the silicon die.
- (2) This is only a pictorial representation to get an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Version Number	Changes Made	Date
1.0	Initial release.	5/24/2007
1.1	Added support for M164 package.	11/23/2007
1.2	Updated pin function for CRC_ERROR pin.	5/9/2008
	Updated DQ/DQS support for UBGA package.	
	Updated pin function for PLL[14]_CLKOUT[p,n] pin.	
	Incorporated pin connection guideline into Pin Definitions worksheet.	
	Incorporated VCCA and VCCD Decoupling recommendations.	
	Remove RDY from Pin Definitions worksheet.	
1.3	Removed Pin Connection Guideline from Pin Definitions worksheet.	10/7/2009
	Removed VCCA and VCCD Decoupling recommendations.	
	Removed PKG notes from Pin List Worksheet.	
	Updated pin function for DCLK pin.	