

nk Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F
1 1		GXB_TX7p			H4 H3	F4										
		GXB_TX7n GXB_RX7p			J2	F3 G2										
		GXB_RX7n GXB_TX6p			J1 K4	G1 H4										
		GXB_TX6n			K3	H3										
		GXB_RX6p			L2	J2										
		GXB_RX6n GXB_TX5p			M4	K4										
		GXB_TX5n			M3	K3										
		GXB_RX5p GXB_RX5n			N2 N1	L2										
		GXB_TX4p			P4	M4										
		GXB_TX4n GXB_RX4p			P3 R2	M3 N2										
		GXB_RX4n			R1	N1										
		GXB_TX3p			T4	P4	F2 F1									
		GXB_TX3n GXB_RX3p			U2	P3 R2	H2									
		GXB_RX3n GXB_TX2p			U1 V4	R1 T4	H1 K2									
		GXB_TX2n			V3	T3	K1									
		GXB_RX2p GXB_RX2n			W2 W1	U2	M2 M1									
		GXB_TX1p			Y4	U1 V4	P2									
		GXB_TX1n			Y3	V3	IP1									
	+	GXB_RX1p GXB_RX1n	1		AA2 AA1	W2 W1	T2 T1	+	+	1	1		 	 	+	
		GXB_TX0p			AB4	Y4	V2									
		GXB_TX0n GXB_RX0p			AB3 AC2	Y3 AA2	V1 Y2									
		GXB_RX0n			AC1	AA1	Y1									
	1	MSEL3 MSEL2		MSEL3 MSEL2	AC8	W7 Y6	P4 R5									
		MSEL1		MSEL1	AC7 AD8	Y7	P5									
		MSEL0 CONF DONE		MSEL0 CONF DONE	AD7 AB9	AA6 AB6	T6									
		nSTATUS		nSTATUS	AJ1	AA5	U5 R8									
	VREFB3N2	IO	DIFFIO_B1p	INIT_DONE	AE8 AD6	AB7	W8									
	VREFB3N2 VREFB3N2	10	DIFFIO_B1p	CRC_ERROR NCEO	AE7	AC6 AC7	AA4 AB3									
	VREFB3N2 VREFB3N2	REFCLK0p	DIFFCLK_0p,CLKIO20		V11	T9	M7									
	VREFB3N2 VREFB3N2	REFCLK0n	DIFFCLK_0n		W11	U9 T10	N7 M8									
	VREFB3N2 VREFB3N2	REFCLK1n	DIFFCLK_1p,CLKIO22 DIFFCLK_1n		V12 W12	U10	N8									
	VREFB3N2 VREFB3N2	10	PLL1_CLKOUTp PLL1_CLKOUTn		AE6 AF6	AB5 AC5	T7 T8									
	VREFB3N2	10	PLL5_CLKOUTp		AF7	AC4	U6									
	VREFB3N2 VREFB3N2	10	PLL5_CLKOUTn PLL6_CLKOUTp		AG6 AE9	AD4 AD3	V6 U7									
	VREFB3N2	10	PLL6_CLKOUTn		AF9	AE3	V7									
	VREFB3N2		DIFFIO_B2p	DATA5	AE4	AE1	W4 Y4									
	VREFB3N2 VREFB3N2	10	DIFFIO_B2n DIFFIO_B3p	DATA6 DATA7	AE5 AE10	AE2 AF2	R9									
	VREFB3N2	IO	DIFFIO_B3n		AF10	AF3	T9									
		10	DIFFIO_B4p DIFFIO_B4n		AF4 AG4	AA7 AA8										
	VREFB3N2	IO	DIFFIO_B5p		AE3	AB8	W5	DM1B	DM1B/BWS#1B					DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B
	VREFB3N2 VREFB3N2		DIFFIO_B5n DIFFIO_B6p		AF3	AC8	Y5	DQ1B	DQ1B DQ1B					DQ3B	DQ3B	DQ5B
	VREFB3N2 VREFB3N2	IO	DIFFIO_B6n		AG3 AH3				DQID							
	VREFB3N2 VREFB3N2	10	VREFB3N2 DIFFIO_B7p		AE11 AD9	AB9 AC9	V9 R11	DQS1B/CQ1B#,DPCLK0	DOS1B/CO1B# DDCI KO	DOS1B/CO1B# DDCI KO	DOS1B/CO1B# DDCI KO	DQS1B/CQ1B#,DPCLK0	DOS1B/CO1B# DDCI KO	DOS1B/CO1B# DDCI KO	DQS1B/CQ1B#,DPCLK0	DQS1B/CQ1B#,
	VREFB3N2	10	DIFFIO_B7n		AD10	AD9	T11		DQ1B	DQSTB/CQTB#,DFCERO	DQ3B	DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
	VREFB3N2 VREFB3N2	IO	DIFFIO_B8p DIFFIO_B8n		AH2 AJ3	W9 Y9	W6 Y6	DQ1B DQ1B	DQ1B DQ1B					DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B DQ5B
	VREFB3N2	IO	DIFFIO_B9p		AH4	AD7	W7				DM3B/BWS#3B	DM3B/BWS#3B	DM5B/BWS#5B	DQ3B	DQ3B	DQ5B
	VREFB3N2	10	DIFFIO_B9n		AJ4	AD8	Y7	DQ1B	DQ1B		DQ3B	DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
	VREFB3N2 VREFB3N2	10	DIFFIO_B10p DIFFIO_B10n		AG5 AH5	AD5 AD6		DQ1B	DQ1B		DQ3B DQ3B	DQ3B DQ3B DQ3B	DQ5B DQ5B DQ5B			
	VREFB3N2	IO	DIFFIO_B11p		AH5 AK3	AD6 AE5		2012	2012		DQ3B	DQ3B	DQ5B			
		10	DIFFIO_B11n DIFFIO_B12p		AK4 AH6	AE6 AF4		DQ1B DQ1B	DQ1B DQ1B		DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B			
	VREFB3N2	IO	DIFFIO_B12n		AJ6	AF5		DM3B/BWS#3B	DM1B/BWS#1B	DM2B/BW S#2B	DQ3B	DQ3B	DQ5B			
	VREFB3N1 VREFB3N1	10	DIFFIO_B13p		AK5 AK6		AB4 AB5	DQ1B	DQ1B					DQ3B DQ3B	DQ3B DQ3B	DQ5B DQ5B
	VREFB3N1	IO	DIFFIO_B14p		AE12	V11	ADJ	DQ3B	DQ1B					DQSB	DQSD	DQSB
	VREFB3N1 VREFB3N1	10	DIFFIO_B14n DIFFIO_B15p		AF12 AG9	W10 Y10		DQ3B	DQ1B						-	
	VREFB3N1	10	DIFFIO B15n		AH9	AA9					<u> </u>					
	VREFB3N1 VREFB3N1	10	DIFFIO_B16p DIFFIO_B16n		AE13 AF13	W11 Y11		DQ3B	DQ1B	DQ2B	1	-				
	VREFB3N1	IO	DIFFIO_B17p		AG10	U12	AA6	DQ3B	DQ1B	DQ2B				DQ3B	DQ3B	DQ5B
	VREFB3N1	10	DIFFIO_B17n		AH10	V12	AB6						-	DM5B/BWS#5B	DM3B/BWS#3B	DM5B/BWS#5B
	VREFB3N1 VREFB3N1	10	DIFFIO_B18p DIFFIO_B18n		AH11 AJ10	-		DQ3B DQ3B	DQ1B DQ1B	DQ2B DQ2B	1					
	VREFB3N1	10	VREFB3N1		AJ10 AG11	AD11	W10				2042	2002	2042			
	VREFB3N1 VREFB3N1		DIFFIO_B19p DIFFIO_B19n		AG12 AH12	AB11 AC11	AA7 AB7	DQ3B	DQ1B		DQ3B DM5B/BWS#5B	DQ3B DM3B/BWS#3B	DQ5B DM5B/BWS#5B		-	
	VREFB3N1	IO	DIFFIO_B20p		AA12	W12	,,	_ 400	-410							
	VREFB3N1 VREFB3N1	10	DIFFIO_B20n		AB11 AG13	Y12 AC10	Wa	DO3B	DO1B		DOSB	DOSB	DOSR	DQ5B	DQ3B	DOSR
	VREFB3N1 VREFB3N1	10	DIFFIO_B21p DIFFIO_B21n		AG13 AH13	AC10 AD10	W9 Y8	DQ3B DQS3B/CQ3B#,DPCLK1	DQ1B DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQ5B DQS3B/CQ3B#,DPCLK1	DQ3B DQS3B/CQ3B#,DPCLK1	DQ5B DQS3B/CQ3B#,DPCLK1	DQS3B/CQ3B#,DPCLK1	DQ3B DQS3B/CQ3B#,DPCLK1	DQ5B DQS3B/CQ3B#,
	VREFB3N1	IO	DIFFIO_B22p		AG8	1	Y9 AA9				, , , , , , , , , , , , , , , , , , ,			DQ5B	DQ3B	DQ5B
		IO IO	DIFFIO_B22n DIFFIO_B23p		AH8 AA13	AB12	AA9 AB8	DQ3B	DQ4B		DQ5B	DQ3B	DQ5B	DQ5B DQ5B	DQ3B DQ3B	DQ5B DQ5B
	VREFB3N1	IO	DIFFIO_B23n		AB13	AC12	AB9	DM5B/BWS#5B	DM4B/BWS#4B	DM2B/BW S#2B	DQ5B	DQ3B	DQ5B			_ 400
	VREFB3N1	10	DIFFIO_B24p DIFFIO_B24n		AG7 AH7	1			DQ4B							
					ADI	11	1	1	1	1	1	1	1	1	1	
=	VREFB3N1	IO	DIFFIO_B25p DIFFIO_B25n		AA16	AE7 AF6		DQ5B	DQ4B DQ4B							



Number VREFB Group VREFB3N1	Pin Name / Function (2)	Optional Function(s) (2) DIFFIO_B26p	Configuration Function	F896 AG14	F672 V13	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
VREFB3N1 VREFB3N1	10	DIFFIO_B26n DIFFIO_B27p		AH14 AJ7	V14 AF7		DQ5B	DQ4B	DQ2B						
VREFB3N1	10	DIFFIO_B27n		AK7	AF8		DQSB	DQ4B	DQZB	DQ5B	DQ3B	DQ5B			
VREFB3N1 VREFB3N1	10	DIFFIO_B28p DIFFIO_B28n		AJ9 AK8	AD12 AE11		DQ5B	DQ4B	DQ2B	DQ5B DQ5B	DQ3B DQ3B	DQ5B DQ5B			
VREFB3N0	10	DIFFIO_B29p		AK9	ALII		БСОВ	DQ4D	DQZD	DQSB	DQSD	DQUB			
VREFB3N0 VREFB3N0	10	DIFFIO_B29n DIFFIO_B30p		AK10 AA15	W13	W11	DQ5B	DQ4B	DQ2B				DQ5B	DQ3B	DQ5B
VREFB3N0	10	DIFFIO_B30n		AB14	Y13	Y11							DQ5B	DQ3B	DQ5B
VREFB3N0 VREFB3N0	10	DIFFIO_B31p DIFFIO_B31n		AE14 AE15			DQ5B	DQ4B	DQ2B						
VREFB3N0	10	DIFFIO_B31h DIFFIO_B32p		AF15	AC13	Y10	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK2	DQS5B/CQ5B#,DPCLK
VREFB3N0 VREFB3N0	10	DIFFIO_B32n VREFB3N0		AG15 AC16	AD13 AE13	AA10				DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
VREFB3N0 VREFB3N0		DIFFIO_B33p		AK11	W14	U12	DQ5B	DQ4B	DQ2B						
VREFB3N0	10	DIFFIO_B33n		AK12	Y14										
VREFB3N0 VREFB3N0	IO IO	DIFFIO_B34p DIFFIO_B34n		AJ12 AK13	AE9 AF9										
VREFB3N0		DIFFIO_B35p		AH15	AE10	W12	DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
VREFB3N0 VREFB3N0	10	DIFFIO_B35n DIFFIO_B36p		AH16 AJ13	AF10 AF11	Y12 AB10	DQ5B	DQ4B	DQ2B	DQ5B DM4B	DQ3B DM5B/BWS#5B	DQ5B DM5B/BWS#5B	DQ5B DM4B	DQ3B DM5B/BWS#5B	DQ5B DM5B/BWS#5B
VREFB3N0	10	DIFFIO B36n		AK14	AF12 T14	AB11	DQ5B	DQ4B	DQ2B		DQ5B	DQ5B		DQ5B	DQ5B
VREFB3N0 VREFB3N0	CLKIO12 CLKIO13	DIFFCLK_7p,REFCLK2p DIFFCLK_7n,REFCLK2n		V15 W15	T14	M11 N11									
VREFB4N2	CLKIO14	DIFFCLK_6p		AJ16	AF13	AA12 AB12									
VREFB4N2 VREFB4N2		DIFFCLK_6n DIFFIO B37p		AK16 Y17	AF14 AC14	AB12 R13	DM4B	DM4B/BWS#4B		DQ4B	DOSR	DQ5B	DQ4B	DQ5B	DQ5B
VREFB4N2	IO	DIFFIO_B37n		AA17	AD14	T13	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQ5B DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3
VREFB4N2 VREFB4N2		DIFFIO_B38p DIFFIO_B38n		AF16 AG16											
VREFB4N2 VREFB4N2		DIFFIO_B38n DIFFIO_B39p		AG16 AJ15	AE14	W13	DQ4B	DQ4B	DQ2B	DQ4B DQ4B	DQ5B	DQ5B	DQ4B DQ4B	DQ5B	DQ5B
VREFB4N2	10	DIFFIO B39n		AK15	AE15	Y13	DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B
VREFB4N2 VREFB4N2	10	DIFFIO_B40p DIFFIO_B40n		AD16 AE16		1									
VREFB4N2 VREFB4N2	10	VREFB4N2 DIFFIO B41p		AB17 AE17	AB14	V13 AA13									
VREFB4N2 VREFB4N2		DIFFIO_B41p DIFFIO B41n		AE17 AF18	AC15 AD15	AA13 AB13									
VREFB4N2 VREFB4N2		DIFFIO B42n		AK17 AK18	AF15		DQ4B DQ4B	DQ4B	DQ2B DQ2B	DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B			
VREFB4N2 VREFB4N2	10	DIFFIO_B42n DIFFIO_B43p		AK18 AH18	AF16 AC16		DQ4B DQ4B	DQ4B DQ4B	DQ2B DQ2B	DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B			
VREFB4N2	10	DIFFIO_B43n		AJ18	AD16		DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B			
VREFB4N2 VREFB4N2		DIFFIO_B44p		AG17 AH17		AB14 AB15							DQ4B DQ4B	DQ5B DQ5B	DQ5B DQ5B
VREFB4N2	10	DIFFIO_B45p		AJ19	AA15	W14							DQ4B	DQ5B	DQ5B
VREFB4N2 VREFB4N2		DIFFIO_B45n DIFFIO_B46p		AK19 AE18	AB15	Y14 R14	DQ4B	DQ2B	DQ2B				DQ4B	DQ5B	DQ5B
VREFB4N2		DIFFIO_B46p		AE19		T14	DM2B	DM2B/BWS#2B	DM2B/BWS#2B						
VREFB4N2	10	DIFFIO_B47p		AG18	AC17		DQ4B	DQ2B		DQ4B DM2B	DQ5B DM5B/BWS#5B	DQ5B DM5B/BWS#5B			
VREFB4N2 VREFB4N2	10	DIFFIO_B47n DIFFIO_B48p		AH19 AF19	AD17 AE17		DQ4B	DQ2B	DQ2B						
VREFB4N2	10	DIFFIO_B48n		AG19	AF17					DQ2B	DQ5B	DQ5B			
VREFB4N1 VREFB4N1		DIFFIO_B49p DIFFIO_B49n		Y18 AA18	V15 W15										
VREFB4N1	10	DIFFIO_B50p		AK20	V16										
VREFB4N1 I	10	DIFFIO_B50n DIFFIO_B51p		AK21 AJ22	W16 U16										
VREFB4N1	10	DIFFIO_B51n		AK22	V17										
VREFB4N1 VREFB4N1		DIFFIO_B52p DIFFIO_B52n		AG20 AH20	AE18 AF18	W15 Y15							DQ4B DM2B	DQ5B DM5B/BWS#5B	DQ5B DM5B/BWS#5B
VREFB4N1	10	DIFFIO_B53p		AH21	Y17	110							DIVIZO	DINIODEDITION OF OR	DINODIDITORIOD
VREFB4N1 I		DIFFIO_B53n VRFFB4N1		AJ21 AG21	AA17 AB18	W16									
VREFB4N1		DIFFIO_B54p		Y19	AC18	U14	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B			
VREFB4N1 VREFB4N1	10	DIFFIO_B54n DIFFIO_B55p		AA20 AE20	AD18 AE19	U15 Y16	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ2B DQ2B	DQ5B DQ5B	DQ5B DQ5B
VREFB4N1	10	DIFFIO_B55n		AE21	AF19	AA16	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
VREFB4N1	10	DIFFIO_B56p		AG22											
VREFB4N1 I	10	DIFFIO_B56n DIFFIO_B57p		AH22 AF21	W17	AB17						+			
VREFB4N1 VREFB4N1	10	DIFFIO_B57p DIFFIO_B57n		AF21 AF22	W18	AB17 AB18	DOCOD OOOD DDO: !!!	DOCODIOCOD DDC: ***	DOCOD/OCOD DDC::::	DOCODIOCOD DDC:://	DOCOR COOR DDC:	DOCODIOCOD DDC::::	DQ2B	DQ5B	DQ5B
VREFB4N1 VREFB4N1	10	DIFFIO_B58p DIFFIO_B58n		AD22 AE22	AC19 AD19	AA15 AB16	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4	DQS2B/CQ3B,DPCLK4
VREFB4N1	10	DIFFIO_B59p		AK23	AF20	W17	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
VREFB4N1 VREFB4N1		DIFFIO_B59n DIFFIO_B60p		AK24 AJ24	AF21	Y17 Y18	DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
VREFB4N1 I	IÓ.	DIFFIO_B60n		AJ24 AK25		Y18 AA18							DQ2B DQ2B	DQ5B	DQ5B DQ5B
VREFB4N1 VREFB4N1	10	DIFFIO_B61p DIFFIO_B61n	 	AG23 AH23	AD20 AE21		DQ2B	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B			
VREFB4N1	10	DIFFIO_B62p		AK26	AE22		DQ2B	DQ2B	DQ2B						
VREFB4N1 VREFB4N0	10	DIFFIO_B62n DIFFIO_B63p		AK27 AH25	AF22 U18	+ -	DQ2B	DQ2B	DQ2B	1			-		
VREFB4N0	10	DIFFIO_B63n		AJ25	V18							<u> </u>		<u> </u>	
VREFB4N0 VREFB4N0	10	DIFFIO_B64p		AJ27	AA20		DM0B	DM2B/BWS#2B	DM2B/BWS#2B	1				1	
VREFB4N0 I VREFB4N0 I	10	DIFFIO_B64n DIFFIO_B65p DIFFIO_B65n		AK28 AG24	AB20 AE23 AF23	1									
				AH24		T16									
VREFB4N0 VREFB4N0	IO	VREFB4N0 DIFFIO_B66p		AB21 AJ28	AC20	116			1						
VREFB4N0	10	DIFFIO_B66n		AK29											
VREFB4N0 VREFB4N0	10	DIFFIO_B67p DIFFIO_B67p	 	Y20 Y21	AC21 AD21	AA19 AB19	DQ0B DQ0B	DQ2B DQ2B	DQ2B DQ2B	DQ2B	DQ5B DQ5B	DQ5B DQ5B			
VREFB4N0	10	DIFFIO_B68p		AG26	AF24	,,,,,,,	_ 400		- 400	- 450	_ 400	_ 400			
VREFB4N0 VREFB4N0		DIFFIO_B68n DIFFIO_B69p		AH26	AF25	AA20	DQ0B	DOSB	DQ2B	1			-		
VREFB4N0 VREFB4N0		DIFFIO_B69p DIFFIO_B69n		AA21 AB22	AC22 AD22	AA20 AB20	DQ0B DQS0B/CQ1B,DPCLK5	DQ2B DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK5	DQS0B/CQ1B,DPCLK
VREFB4N0 VRFFB4N0	10	DIFFIO_B70p		AG27	AD23	AA21									
VREFB4N0 VREFB4N0	10	DIFFIO_B70n DIFFIO_B71p		AH27 AD23	AD24	AB21	DQ0B	DQ2B	DQ2B	1	1	1		DQ5B	DQ5B
VREFB4N0	10	DIFFIO_B71n		AE23											
VREFB4N0		1	1	AG25	1 -		DQ0B	DQ2B	DQ2B		1	1	1	1	1



umber VREFB Group VREFB4N0	Pin Name / Function (2)	Optional Function(s) (2) DIFFIO_B72p	Configuration Function	F896 AG28	F672 V19	F484 W18	DQS for X8/X9 in F896 DQ0B	DQS for X16/X18 in F896	DQS for X32/X36 in F896 DQ2B	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F48
VREFB4N0	IO	DIFFIO_B72n		AH28 AF24	W19 AA21	Y19 AA22	5405	Date	DQLO				DQ2B	DQ5B	DQ5B
VREFB4N0 VREFB4N0	IO	PLL3_CLKOUTp PLL3_CLKOUTn		AF25	AB21	AB22									
VREFB4N0	IO	RUP2		AD24	Y21	W19	DQ0B	DQ2B	DQ2B						
VREFB4N0 VREFB5N2	10	RDN2 RUP3		AE24 AD25	AA22 Y22	Y20 T17	DQ0B	DQ2B	DQ2B						
VREFB5N2 VREFB5N2	10	RDN3 DIFFIO_R61n		AD26 AB26	Y23	T18 R17	DM5R/BWS#5R	DM3R/BWS#3R	DM0R/BWS#0R	DM3R/BWS#3R	DM3R/BWS#3R	DM1R/BWS#1R	DM3R/BWS#3R	DM3R/BWS#3R	DM1R/BWS#1R
	10	DIFFIO_R61p		AC25	AA24 AA23	R16	DQS5R/CQ5R#,DPCLK6	DQS5R/CQ5R#,DPCLK6	DQS5R/CQ5R#,DPCLK6	DQS5R/CQ5R#.DPCLK6	DQS5R/CQ5R#,DPCLK6	DQS5R/CQ5R#.DPCLK6	DQS5R/CQ5R#,DPCLK6	DQS5R/CQ5R#,DPCLK6	DQS5R/CQ5R#,DPC
VREFB5N2	IO	DIFFIO_R60n		AA25	AB24	W22	DQ5R	DQ3R	DQ0R				DQ3R	DQ3R	DQ1R
VREFB5N2 VREFB5N2	10	DIFFIO_R60p		AB25 Y25	AB23	Y22	DQ5R DQ5R	DQ3R DQ3R	DQ0R DQ0R				DQ3R	DQ3R	DQ1R
VREFB5N2	10	DIFFIO_R59n		AE26	AC24		DQ5R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R			
VREFB5N2		DIFFIO_R59p		AE25	AC23					DQ3R	DQ3R	DQ1R			
	10	DIFFIO_R58n DIFFIO_R58p		AH30 AJ30											
VREFB5N2		DIFFIO_R57n		AG29	AE26 AE25	W21	DQ5R	DQ3R	DQ0R				DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R
VREFB5N2 VREFB5N2	10	DIFFIO_R57p DIFFIO_R56n		AH29 Y27	AE25	W20	DQ5R DQ5R	DQ3R DQ3R	DQ0R DQ0R				DQ3R	DQ3R	DQ1R
VREFB5N2	IO	DIFFIO_R56p		AA27			DQ5R	DQ3R	DQ0R						
VREFB5N2	10	VREFB5N2	DE1/ OF	AA26	W23	U18									
VREFB5N2 VREFB5N2	10	DIFFIO_R55n DIFFIO_R55p	DEV_OE DEV_CLRn	AF28 AF27	W22 V21	P14 P13									
VREFB5N2		DIFFIO_R54n		AF30	AD26	V21	DQ5R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R DQ3R	DQ3R	DQ1R
VREFB5N2 VREFB5N2	10	DIFFIO_R54p DIFFIO_R53n		AG30 AE28	AD25 U23	V20	DM3R/BWS#3R DQ3R	DM3R/BWS#3R DQ3R	DM0R/BWS#0R DQ0R	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R	DQ3R	DQ3R	DQ1R
VREFB5N2	IO	DIFFIO R53p		AE27	V22		DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R			
VREFB5N1 VREFB5N1		DIFFIO_R52n		AE30	V24	U20 T19	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
VREFB5N1 VREFB5N1		DIFFIO_R52p DIFFIO_R51n	1	AE29 AD28	V23 AC26	T19 T20				DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
VREFB5N1		DIFFIO_R51p		AD27	AC25	R19	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R
VREFB5N1 VREFB5N1	10	DIFFIO_R50n DIFFIO_R50p	+	Y22 AA22	AB26 AA25	U22 V22	DQ3R DQS3R/CQ3R#,DPCLK7	DQ3R DQS3R/CQ3R#,DPCLK7	DQ0R DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DQS3R/CQ3R#,DPCLK7	DOSSB/COSB# DBCI V7	DQS3R/CQ3R#,DPCLK7	DOSSB/COSB# DBCI V7	DOS3B/CO3B# DD
VREFB5N1	10	DIFFIO_R49n		AC28	U22	VZZ	DQS3R/CQ3R#,DPCLR7	DQS3R/CQ3R#,DPCLR7 DQ3R	DQS3R/CQ3R#,DPCLR7 DQ0R				DGOOR/UGOK#,DPULK/	DGOORVOGOK#,DPULK/	DUGGRICUGK#,DF
VREFB5N1	10	DIFFIO_R49p		AC27	T21	DO:				DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R	-	-	
VREFB5N1 VREFB5N1	10	DIFFIO_R48n DIFFIO_R48p	1	AB28 AB27	Y25 Y24	R21 R20	DQ3R	DQ3R	DQ0R	DQ1R	DQ3R	DQ1R	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R
VREFB5N1 VREFB5N1		DIFFIO R47n		AD30	Y26	TALO	DQ3R	DQ3R	DQ0R	Dan	Dajort	Dani	DMITTOUTONITO	DMOIODVIOIC	DMITO DATO SITE
VREFB5N1 VREFB5N1	10	DIFFIO_R47p DIFFIO_R46n		AD29 AB30	AA26 T19	T22	DQ3R	DQ3R	DQ0R						
VREFB5N1	10	DIFFIO_R46p		AC30	U19	T21	DQ3R	DQ3R	DQUR				DQ1R	DQ3R	DQ1R
VREFB5N1	10	VREFB5N1		V21	U24	P20									
VREFB5N1 VREFB5N1	10	DIFFIO_R45n DIFFIO_R45p		Y28 AA28											
VREFB5N1		DIFFIO_R44n		AA29	W25		DM1R								
VREFB5N1	10	DIFFIO_R44p		AB29	W24	L15	2012			2012	2002	2012	2012	2002	2012
VREFB5N1 VREFB5N1	10	DIFFIO_R43n DIFFIO_R43p		Y30 AA30	V26 W26	L15	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
VREFB5N1	10	DIFFIO_R42n		T21			DQ1R								
VREFB5N1 VREFB5N0		DIFFIO_R42p DIFFIO_R41n		U21 V26	T23	P22				DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
VREFB5N0	10	DIFFIO_R41p		V25	T22	R22				DQIII	DQSIC	DQIIC	DQIII	DQSK	DQIIC
VREFB5N0		DIFFIO_R40n		T25	U26	M17	DOAD			DOAD	DOOD	DOAD	DQ1R	DQ3R	DQ1R
VREFB5N0 VREFB5N0	10	DIFFIO_R40p DIFFIO_R39n		U25 W26	U25 T25	N17	DQ1R			DQ1R	DQ3R	DQ1R	DQIR		DQIR
VREFB5N0	IO	DIFFIO_R39p		W25	T24	M13	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R
VREFB5N0 VREFB5N0		DIFFIO_R38n DIFFIO_R38p		W28 W27	R20 R19	N20 N19	DOS1R/CO1R# DPCLK8	DQS1R/CQ1R#,DPCLK8	DOS1R/CO1R# DPCLK8	DQS1R/CQ1R#,DPCLK8	DQS1R/CQ1R#,DPCLK8	DQS1R/CQ1R#,DPCLK8	DOS1R/CO1R# DPCLK8	DQS1R/CQ1R#,DPCLK8	DOS1R/CO1R# DP
VREFB5N0	IO	DIFFIO_R37n		W30 W29	1010	14.0	Daomeou mar, Dr Ocho	Dajontroa ntir,bi octo	Dago into a mar, brochto	Dago I I Cod I I I I I I I I I I I I I I I I I I I	Dajo i i vo di i i i i i i i i i i i i i i i i i i	Dajoni (Odini), Di Ocito	DQUITTOQ ITTI,DI OLITO	Dago Heroa Heri, Di Ocato	DQCTTCCQTTC#,DT
VREFB5N0 VREFB5N0		DIFFIO_R37p DIFFIO_R36n		W29	TOO	NICO	DO4D			DOAD	DOOD	DOAD	DOAD	DOOD	DOAD
VREFB5N0		DIFFIO_R360		V28 V27	T26 R25	N22 N21	DQ1R DQ1R			DQ1R DQ1R	DQ3R DQ3R	DQ1R DQ1R	DQ1R DQ1R	DQ3R DQ3R	DQ1R DQ1R
VREFB5N0		DIFFIO_R35n		U28	R23										
VREFB5N0 VREFB5N0	10	DIFFIO_R35p VREFB5N0		U27 U30	R22 R24	M20				1	+				
VREFB5N0	IO	DIFFIO_R34n		T24	P20	M19	DQ1R						DQ1R	DQ3R	DQ1R
	10	DIFFIO_R34p DIFFIO_R33n	1	T23 T27	P19	M18	DQ1R			DO1P	DO3P	DO1P	DQ1R	DQ3R	DQ1R
		DIFFIO R33p			P24 P23 P26					DQ1R DQ1R	DQ3R DQ3R	DQ1R DQ1R			
VREFB5N0	CLKIO4	DIFFCLK_2n		V30	P26	M22		1		1	1				
VREFB5N0 VREFB6N2	CLKIO5 CLKIO6	DIFFCLK_2p DIFFCLK_3n	1	V29 T30	R26 N26	M21 L22		+							
VREFB6N2	CLKIO7	DIFFCLK_3p		T29	N25	L21									
	10	DIFFIO_R32n DIFFIO_R32n	-	R29	N20 N19	L20	DM0R DQ0R	DM0R/BWS#0R DQ0R	DM0R/BWS#0R DQ0R	DM0R DQ0R	DM1R/BWS#1R DQ1R	DM1R/BWS#1R DQ1R	DM0R DO0R	DM1R/BWS#1R	DM1R/BWS#1R
VREFB6N2 VREFB6N2	io	DIFFIO_R31n		T28 R26	N23	L19 J20	D QUIV	5401	D-9011	Daton	DQ1IV	DQ IIV	DQ0R DQ0R	DQ1R DQ1R	DQ1R DQ1R
VREFB6N2	IO	DIFFIO_R31p		R25	N22	J19	DOOD	DOOD	DOOD	DOOD	DOAD	DOAD	DQ0R	DQ1R	DQ1R
VREFB6N2 VREFB6N2	10	DIFFIO_R30n DIFFIO_R30p	1	R28 R27	M24 N24	-	DQ0R DQ0R	DQ0R DQ0R	DQ0R DQ0R	DQ0R DQ0R	DQ1R DQ1R	DQ1R DQ1R	1	1	1
VREFB6N2	IO	DIFFIO_R29n		P30 R30	L19 M19	H22	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DPCLK9	DQS0R/CQ1R,DP
VREFB6N2 VREFB6N2		DIFFIO_R29p DIFFIO_R28n			M19	J21		-	-	1	+				
VREFB6N2	10	DIFFIO_R28p		P28 P27							<u> </u>				
VREFB6N2	10	VREFB6N2	1	N26	M23	J15									
VREFB6N2 VREFB6N2	10	DIFFIO_R27n DIFFIO_R27p	1	N30 N29		-		1	-	1	+		1	1	
VREFB6N2	IO	DIFFIO_R26n		P25 R24	M26	J22 K22									
VREFB6N2 VREFB6N2		DIFFIO_R26p DIFFIO_R25n		R24 N28	M25	K22 K20	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
VREFB6N2	IO	DIFFIO_R25p		N27	L22 M22	K19	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
VREFB6N2	10	DIFFIO_R24n		M26	L26										
VREFB6N2 VREFB6N2		DIFFIO_R24p DIFFIO_R23n	1	N25 M30	L25 L24	H21	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	1	1	1
VREFB6N2	IO	DIFFIO_R23p		M29	L23	H20	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R
	IO	DIFFIO_R22n DIFFIO_R22p	1	M25		G21							DOOD	DOAD	DOID
				N24	- 1	G20	1	1	1	1	1	1	DQ0R	DQ1R	DQ1R
VREFB6N2 VREFB6N2 VREFB6N1	10	DIFFIO_R22p DIFFIO_R21n		M28	K26		DQ0R	DQ0R	DQ0R						
VREFB6N2 VREFB6N1	10	DIFFIO R22p DIFFIO_R21n DIFFIO_R21p DIFFIO_R20n		M28 M27 K30	J26 L21	E20	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ1R			



Number VREFB Group VREFB6N1	Pin Name / Function (2)	Optional Function(s) (2) DIFFIO_R19n	Configuration Function	F896 G30	F672 J25	F484 F22	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484 DQ0R	DQS for X16/X18 in F484 DQ1R	DQS for X32/X36 in F48
VREFB6N1	10	DIFFIO R19n		H30	K24	G22	DQ2R	DQ0R	DQ0R		DQ1R DQ1R	DQ1R DQ1R	DQUIT	DQIII	DUIN
VREFB6N1 VREFB6N1	10	DIFFIO_R18n DIFFIO_R18p		J30 J29	K22 K21					DQ2R	DQ1R DQ1R	DQ1R DQ1R			
VREFB6N1	IO	DIFFIO_R17n		K29	J20 K19	E22				Dati	Dan	Dan			
VREFB6N1 VREFB6N1	10	DIFFIO_R17p DIFFIO_R16n		K28 N21	K19 H26	E21 D22								DQ1R	DQ1R
VREFB6N1	10	DIFFIO_R16p		P21	H25	D21	DM2R			DM2R	DM1R/BWS#1R	DM1R/BWS#1R	DM2R	DM1R/BWS#1R	DM1R/BWS#1R
VREFB6N1 VREFB6N1	10	DIFFIO_R15n DIFFIO_R15p		L28 L27	F26 G26	B22 C22	DQ2R	DQ0R	DQ0R	DQ2R	DQ1R	DQ1R		DQ1R	DQ1R
VREFB6N1	10	DIFFIO_R14n		M22		A22							2002	DQ1R	
VREFB6N1 VREFB6N1	10	DIFFIO_R14p VREFB6N1		M21 L25	J24	A21 H17							DQ2R	DQ1R	DQ1R
VREFB6N1 VREFB6N1	IO	DIFFIO_R13n DIFFIO_R13p		E30 F30	J23 K23	H17 D20 D19	DQ2R DQ2R	DQ0R	DQ0R	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R	DQ2R	DQ1R	DQ1R
VREFB6N1	IO	DIFFIO_R12n		G29	G25	A20	DQZK	DQUK	DQUK	DQZK	DQIK	DQIK			
VREFB6N1 VREFB6N1	10	DIFFIO_R12p DIFFIO_R11n		G28 K27	H24 E26	B19	DO3B			DOSB	DO1P	DQ1R	DQ2R	DQ1R	DQ1R
VREFB6N1	IO	DIFFIO_R11p		K26	E25	C20 C19	DQ2R DQ2R			DQ2R DQ2R	DQ1R DQ1R	DQ1R	DQ2R	DQ1R	DQ1R
VREFB6N1 VREFB6N1	10	DIFFIO_R10n DIFFIO_R10p		J26 K25	D26 D25	B21 B20	DQS2R/CQ3R,DPCLK10 DQ2R	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10 DQ2R	DQS2R/CQ3R,DPCLK10 DQ1R	DQS2R/CQ3R,DPCL DQ1R
VREFB6N1	10	DIFFIO_R9n		D30	H23										
VREFB6N1 VREFB6N0	10	DIFFIO_R9p DIFFIO_R8n		D29 H28	H22		DQ2R	DQ0R	DQ0R						
VREFB6N0	10	DIFFIO_R8p		J28											
VREFB6N0 VREFB6N0		DIFFIO_R7n DIFFIO_R7p		C30 C29	G24 F23		DM4R DQ4R	DM0R/BWS#0R DQ0R	DM0R/BWS#0R DQ0R						
VREFB6N0	10	VREFB6N0		C29 K24	G23	G18									
VREFB6N0 VREFB6N0	10	DIFFIO_R6n DIFFIO_R6p	+	H25 J25			DQ4R			1					
VREFB6N0	10	DIFFIO_R5n		H27	E24		DQ4R	DQ0R	DQ0R						
VREFB6N0 VREFB6N0		DIFFIO_R5p DIFFIO_R4n	+	J27 F29	F24 C26		DQ4R	DQ0R	DQ0R	1					
VREFB6N0	10	DIFFIO_R4p		F28	C25		DO 4D	DOOD	DOOD	DOOD	DOAD	DOAD			
VREFB6N0 VREFB6N0	10	DIFFIO_R3n DIFFIO_R3p	+	E28 E27	B26 B25		DQ4R DQ4R	DQ0R	DQ0R	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R			
VREFB6N0	10	DIFFIO_R2n		G27	C24	G17 G16 G19 F18		B00 10 100 10 BB5	D001010010 DD0		DQS4R/CQ5R,DPCLK11		DQ2R	DQ1R	DQ1R
VREFB6N0 VREFB6N0	10	DIFFIO_R2p DIFFIO_R1n		G26 F27	D24 G22	G16 G19	DQS4R/CQ5R,DPCLK11 DQ4R	DQS4R/CQ5R,DPCLK11 DQ0R	DQS4R/CQ5R,DPCLK11 DQ0R	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11 DQ2R	DQS4R/CQ5R,DPCLK11 DQ1R	DQS4R/CQ5R,DPC DQ1R
VREFB6N0	IO	DIFFIO_R1p		F26	F21	F18	DQ4R	DQ0R	DQ0R				DQ2R DQ2R	DQ1R	DQ1R DQ1R
VREFB7N0 VREFB7N0		RUP4 RDN4		G25 F25	E23 D23	F16									
VREFB7N0	10	PLL4_CLKOUTn		C27	E21	C17									
VREFB7N0 VREFB7N0	10	PLL4_CLKOUTp		D27 F24	E22 C23	C18 B18									
VREFB7N0	10			E25											
VREFB7N0 VREFB7N0	10	DIFFIO_T69n DIFFIO_T69p		C28 D28	H18	A18 A19	DQ0T DQ0T	DQ5T DQ5T					DQ2T DQ2T	DQ5T DQ5T	DQ5T DQ5T
VREFB7N0	10	DIFFIO_T68n		G24	017	7110	DQ0T	DQ5T					Date	Dato	Daoi
VREFB7N0 VREFB7N0	10	DIFFIO_T68p DIFFIO_T67n		H24 K22	J18	D17	DQ0T	DQ5T							
VREFB7N0	10	DIFFIO_T67p		K21	J19	E17									
VREFB7N0 VREFB7N0	10	DIFFIO_T66n DIFFIO_T66p		F23 G23	C22 D22		DQ0T DQ0T	DQ5T DQ5T		DQ2T DQ2T	DQ5T DQ5T	DQ5T DQ5T			
VRFFB7N0		DIFFIO T65n		A29 B30	A24	B16 C16	DQS0T/CQ1T,DPCLK12 DQ0T	DQ5T DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12 DQ5T	DQS0T/CQ1T,DPCI
VREFB7N0 VREFB7N0	10	DIFFIO_T65p VREFB7N0		G21	A25 E20	D16	DQ01	DQ51		DQ2T	DQ51	DQ51	DQ21	DQ51	DQ51
VREFB7N0	10	DIFFIO_T64n		F22	G17		DQ0T	DQ5T							
VREFB7N0 VREFB7N0		DIFFIO_T64p DIFFIO_T63n		G22 A28	H17 A23	A16 A17	DM0T	DM5T/BWS#5T					DQ2T	DQ5T	DQ5T
VREFB7N0 VREFB7N0	10	DIFFIO_T63p		A28 B28	A23 B23	A17	DQ2T	DQ5T	DQ5T						
VREFB7N0 VREFB7N0	IO	DIFFIO_T62n DIFFIO_T62p		A27 B27	D20 D21		DQ2T	DQ5T	DQ5T						
VREFB7N0	10	DIFFIO_T61n		D24	H16	C15	DQ2T	DOST	DOST				DQ2T	DQ5T	DQ5T
VREFB7N0 VREFB7N0	IO	DIFFIO_T61p DIFFIO_T60n		E24 C26	J16 E18	פוט		DQ5T	DQ5T						
VREFB7N0 VREFB7N0	10	DIFFIO_T60p DIFFIO_T59n	_	C26 D26 A25	E19 H15		DQ2T	DQ5T	DQ5T	1	-		<u> </u>	-	
VREFB7N0	IO	DIFFIO_T59p		A26	J15		DQ2T	DQ5T	DQ5T						
VREFB7N0 VREFB7N0	10	DIFFIO_T58n DIFFIO_T58p		C25 D25	B22 C21		1			DQ2T	DQ5T	DQ5T			1
VREFB7N1	IO	DIFFIO_T57n		D22	C20		DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T			
	10	DIFFIO_T57p DIFFIO_T56n		E22 D21	D19 F15	A15	DQ2T	DQ5T	DQ5T				DQ2T	DQ5T	DQ5T
VREFB7N1		DIFFIO_T56p		E21	G15	B15							DQ2T	DQ5T	DQ5T
VREFB7N1 VREFB7N1	10	DIFFIO_T55n DIFFIO_T55p	_	F19 G20		C14 D14	DQ2T	DQ5T	DQ5T	1	-		DQ2T	DQ5T	DQ5T
VREFB7N1	IO	DIFFIO_T54n		A24		14	DM2T	DM5T/BWS#5T	DM5T/BWS#5T				D'GE I	5401	5401
VREFB7N1 VREFB7N1	10	DIFFIO_T54p DIFFIO_T53n		B25 B24											
VREFB7N1	10	DIFFIO_T53p DIFFIO_T52n		C24											
VREFB7N1 VREFB7N1	IO	DIFFIO_T52n DIFFIO_T52p		C23 D23	A22 B21	A13 A14				DQ2T DQ2T	DQ5T DQ5T	DQ5T DQ5T		DQ5T	DQ5T
VREFB7N1	IO	DIFFIO_T51n		A22	A20	C12							DM2T	DM5T/BWS#5T	DM5T/BWS#5T
VREFB7N1 VREFB7N1	10	DIFFIO_T51p VREFB7N1		A23	A21 E17	C13 D13	DQ4T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T			-
VREFB7N1	IO	DIFFIO_T50n		C21 F20	E17	013									
VREFB7N1 VREFB7N1		DIFFIO_T50p DIFFIO_T49n		F21 B22	B19	B12				-			DQ4T	DQ5T	DQ5T
VREFB7N1	10	DIFFIO_T49p		C22	C19	B13	DQ4T	DQ5T	DQ5T		DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
VREFB7N1 VREFB7N1	10	DIFFIO_T48n DIFFIO_T48p		A21 B21	C18 D18		1			DM2T	DM5T/BWS#5T	DM5T/BWS#5T			<u> </u>
VREFB7N1	10	DIFFIO_T47n		F17	A18	G14 G15									
VREFB7N1 VREFB7N1	10	DIFFIO_T47p DIFFIO_T46n		G17 C20	A19 D17	G15	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13 DQ4T	DQS2T/CQ3T,DPCLK13 DQ5T	DQS2T/CQ3T,DPCLK13 DQ5T	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCI
VREFB7N1	10	DIFFIO_T46p		C20 D20	E16					DQ4T	DQ5T	DQ5T			
VREFB7N1 VREFB7N1	10	DIFFIO_T45n DIFFIO_T45p	-	E18 F19		H14	DQ4T DQ4T	DQ3T DQ3T	DQ5T DQ5T		-		DQ4T	DQ5T	DQ5T
VREFB7N2		DIFFIO_T44n		A20	B18	J 14	DQ#1	pdal	DQ31				DW#1	DA(O)	DGST
VREFB7N2	10	DIFFIO T44p		B19	C17		1	1		DQ4T	DQ5T	DQ5T	1 -	T	1



Number VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	Note DQS for X32/X36 in F484
VREFB7N2	IO	DIFFIO_143p	Function	D19			DQ4T	DQ3T	DQ5T DQ5T	DQS for X8/X9 in F6/2	DQS for X16/X18 in F6/2	DQS for X32/X36 in F6/2			
VREFB7N2 VREFB7N2	IO IO	DIFFIO_T42n DIFFIO_T42p		A19 B18	G14 H14	C10 C11							DQ4T	DQ5T	DQ5T
VREFB7N2		DIFFIO T41n		C18	A16	H13	DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
VREFB7N2 VREFB7N2		DIFFIO_T41p VREFB7N2		D18 G16	A17 D16	J13 F12							DQ4T	DQ5T	DQ5T
VREFB7N2	IO	DIFFIO_T40n		F18	B17	A11				DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
VREFB7N2 VREFB7N2	10	DIFFIO_T40p DIFFIO_T39n		G18 A17	C16 A15	A12	DQ4T	DQ3T	DQ5T	DQ4T DQ4T	DQ5T DQ5T	DQ5T DQ5T			
VREFB7N2	10	DIFFIO_T39p		A18	B15		DQ41	DQ31	DQSI	DQ+1	DQST	DQSI			
VREFB7N2		DIFFIO_T38n		C17 D17											
	10	DIFFIO_T38p DIFFIO_T37n		K18	D15	A10	DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
VREFB7N2	IO	DIFFIO_T37p		K19	E15	B10	DQ4T DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK
VREFB7N2 VREFB7N2	10	DIFFIO_T36n DIFFIO_T36p		A16 B16	C14 C15	G12 H12	DM4T	DM3T/BWS#3T	DQ5T DM5T/BWS#5T	DM4T	DQ5T DM5T/BWS#5T	DQ5T DM5T/BWS#5T	DM4T	DQ5T DM5T/BWS#5T	DQ5T DM5T/BWS#5T
VREFB7N2	10			B16 K17											
VREFB7N2 VREFB7N2	CLKIO8 CLKIO9	DIFFCLK_5n DIFFCLK_5p		A15 B15	A14 B14	A9 B9									
VREFB8N0	CLKIO10	DIFFCLK_4n,REFCLK3n		K15	L14	J10									
VREFB8N0 VREFB8N0	CLKIO11	DIFFCLK_4p,REFCLK3p		L15 F16	L15 B13	K10									
VREFB8N0	10	DIFFIO T35p			C13										
VREFB8N0 VREFB8N0	10	DIFFIO_T34n DIFFIO_T34p		G15 C16	A12 A13	A8 B7	DQS5T/CQ5T#,DPCLK15 DQ5T	DQS5T/CQ5T#,DPCLK15 DQ3T	DQS5T/CQ5T#,DPCLK15 DQ5T	DQS5T/CQ5T#,DPCLK15 DQ5T	DQS5T/CQ5T#,DPCLK15 DQ3T	DQS5T/CQ5T#,DPCLK15 DQ5T	DQS5T/CQ5T#,DPCLK15 DQ5T	DQS5T/CQ5T#,DPCLK15 DQ3T	DQS5T/CQ5T#,DPCI
VREFB8N0	10	DIFFIO_T33n		D16 G13	A13	В/	DQSI	DQ31	DUST	DQST	DQ31	DQ51	DQSI	DQ31	DQST
VREFB8N0	10	DIFFIO_T33p		G14											
VREFB8N0 VREFB8N0	IO IO	DIFFIO_T32n DIFFIO_T32p		A13 A14	A11 B11		DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T	DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T			
VREFB8N0	IO	DIFFIO_T31n		E16	A10	A6			1	DQ5T	DQ3T	DQ5T DQ5T DQ5T			
VREFB8N0 VREFB8N0	10	DIFFIO_T31p VREFB8N0	1	F15 B13	B10 D14	A7 D12				DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
VREFB8N0	IO	DIFFIO_T30n		E15	A8	DIZ			<u> </u>	DQ5T	DQ3T	DQ5T			
VREFB8N0	IO	DIFFIO_T30p		F14	A9		DOST	DOST	DOST						
VREFB8N0 VREFB8N0	10	DIFFIO_T29n DIFFIO_T29p	+	A12 B12	A6 A7	-	DQ5T	DQ3T	DQ5T	DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T	1		
VREFB8N0	IO	DIFFIO_T28n		C15	J14	A4							DQ5T	DQ3T	DQ5T
VREFB8N0 VREFB8N0	10	DIFFIO_T28p DIFFIO_T27n		D15 A10	K13	A5	DQ5T	DQ3T	DQ5T						
VREFB8N0	IO	DIFFIO_T27p		A11											
VREFB8N0	10	DIFFIO_T26n		C14	E13	A2 A3	DQ5T	DQ3T	DQ5T				DQ5T DQ5T	DQ3T DQ3T	DQ5T DQ5T
VREFB8N0 VREFB8N0	10	DIFFIO_T26p DIFFIO_T25n		D14 C13	E14	A3							DQ51	DQ31	DQ51
VREFB8N0	IO	DIFFIO_T25p DIFFIO_T24n		D13 E13											
VREFB8N0 VREFB8N0		DIFFIO_T24n DIFFIO_T24p		E13 F13	H13	B3 B4	DQ5T	DQ3T	DQ5T				DQ5T	DQ3T	DQ5T
VREFB8N0	IO	DIFFIO_T23n		B10	D13	B6	DQSI	DQJI	Dagoi				DQ5T	DQ3T	DQ5T
VREFB8N0	10	DIFFIO_T23p		C10	E12	C6	noer.	DONT	2047				DQ5T	DQ3T	DQ5T
VREFB8N1 VREFB8N1	10	DIFFIO_T22n DIFFIO_T22n		G12	C11 C12		DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T			
VREFB8N1	IO	DIFFIO_T22p DIFFIO_T21n		C12	A5				DQ5T						
VREFB8N1 VREFB8N1		DIFFIO_T21p DIFFIO_T20n		D12 A8	B5 H12	A1	DM5T	DM3T/BWS#3T	DQ5T						
VREFB8N1	IO	DIFFIO_T20p		B7	J12	B1	DINIST	DWO17DW O#31	Dagoi				DQ5T	DQ3T	DQ5T
VREFB8N1 VREFB8N1	10	DIFFIO T19n DIFFIO T19p		A9 B9	J11 K12	C8 D8	DQ3T	DQ3T	DQ5T						
	10	DIFFIO_T19p		A7	D12	D8		DQ31	DUST						
VREFB8N1	IO	DIFFIO_T18p		B6 C11	E11		DQ3T	DQ3T	DQ5T						
VREFB8N1 VREFB8N1	10	DIFFIO_T17n DIFFIO_T17p		D11	G11 H11	C1	DQ3T	DQ3T	DQ5T				DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T
VREFB8N1	IO	VREFB8N1		G11	D11	C2 D11									
VREFB8N1 VREFB8N1	10	DIFFIO_T16n DIFFIO_T16p		A5 A6	B6 B7		DM3T/BWS#3T	DM1T/BWS#1T	DM5T/BWS#5T	DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T			
VREFB8N1	10	DIFFIO_T15n		D7	A4	C7	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPC
VREFB8N1 VREFB8N1	IO	DIFFIO_T15p DIFFIO_T14n		E7 F12	B4	D7 C3				DQ3T		DQ5T	DQ3T	DQ3T	DQ5T
VREFB8N1 VREFB8N1	10	DIFFIO_114n DIFFIO_T14p		E12	B9 C10	C4	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	DQ3T	DO3T	DQ5T
VREFB8N1	IO	DIFFIO_T13n		C4	A2	E8			Duoi	DQ3T	DQ3T	DQ5T	DQ3T		DQ5T
VREFB8N1 VREFB8N1		DIFFIO_T13p DIFFIO_T12n	1	D4 C5	A3	F8	DQ3T DQ3T	DQ1T DQ1T	DQ5T		 		1		
VREFB8N1	IO	DIFFIO_T12p		C6											
VREFB8N2	IO	DIFFIO_T11n		C7	C4		DQ3T	DQ1T	DQ5T	DQ3T	DQ3T	DQ5T			
VREFB8N2 VREFB8N2		DIFFIO_T11p DIFFIO_T10n	1	D6 D5	C5 B1	C5	DQ3T DQ3T	DQ1T DQ1T	1	1	1		DQ3T	DQ3T	DQ5T
VREFB8N2	IO	DIFFIO_T10p		E6	B2	D4	DQ1T	DQ1T							
VREFB8N2 VREFB8N2	IO IO	DIFFIO_T9n DIFFIO_T9p	1	F10 G10	D9 D10	D5 E5	DQ1T DQS1T/CQ1T#,DPCLK17	DQ1T DQS1T/CQ1T# DPCI K17	DQ5T DQS1T/CQ1T# DPCI K17	DQ3T DQS1T/CQ1T# DPCI K17	DQ3T DQS1T/CQ1T#,DPCLK17	DQ5T DQS1T/CQ1T# DPCI K17	DQ3T DQS1T/CQ1T# DPCLK17	DQ3T DQS1T/CQ1T#,DPCLK17	DQ5T DQS1T/CQ1T# DPC
VREFB8N2	10	DIFFIO_T8n		C3	G10	C9	DQ1T	DQ1T	DQST/CQTT#,DPCERT/ DQST DQST	SQUITTOQTI#,DFULKIT	SQUITTOQTI#,DFULKIT	DGOTT/OGTT#,DFOLKT/	DQ3T	DQ3T	DQ5T
VREFB8N2	IO	DIFFIO_T8p	1	D3 D10	H10	D9	DQ1T	DQ1T	DQ5T		+	-	DQ3T	DQ3T	DQ5T
VREFB8N2 VREFB8N2	10	DIFFIO_T7n DIFFIO_T7p	 	E10	G9 H9	D6 E6	DQ1T DQ1T	DQ1T DQ1T	+	1	+		DQ3T DQ3T	DQ3T DQ3T	DQ5T DQ5T
VREFB8N2	IO	DIFFIO_T6n		C9	D8	G7	DQ1T	DQ1T							
VREFB8N2 VREFB8N2		DIFFIO_T6p VREFB8N2	1	D9 C8	E8 E9	H7 D10	DQ1T	DQ1T	+		1				
VREFB8N2	IO	DIFFIO_T5n		E9	Lo	010			<u> </u>		<u> </u>		<u> </u>		
VREFB8N2 VREFB8N2	10	DIFFIO_T5p DIFFIO_T4n	DATAA	F9	Ce	Ee	DQ1T DM1T/BWS#1T	DQ1T DM1T/BWS#1T	DMET/DW/C#FT	DM2T/DW/C#2T	DM2T/DM/C#2T	DMET/DM/C#FT	DM2T/DW/C#2T	DM2T/DW/C#2T	DMET/DM/O#CT
VREFB8N2 VREFB8N2	10	DIFFIO_T4n DIFFIO_T4p	DATA4 DATA3	D1	C6 C7	F6 G6	DIM11/BWS#1T	DM11/RM2#1T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T
VREFB8N2	IO	DIFFIO_T3n		E3	C3			DQ1T		DQ3T	DQ3T	DQ5T			
VREFB8N2 VREFB8N2		DIFFIO_T3p		E4	D3			DQ1T DQ1T		DQ3T	DQ3T	DQ5T			
VREFB8N2	IO	DIFFIO_T2n DIFFIO_T2p	1	F5	D2	-		DQ1T DQ1T	+	DQ3T DQ3T	DQ3T DQ3T	DQ5T DQ5T			
VREFB8N2	IO	DIFFIO_T1n	DATA2	H9	C8	G8									
VREFB8N2 VREFB8N2	10	DIFFIO_T1p	1	J9 D8	C9 F8	H8			+		1				
VREFB8N2 VREFB8N2		PLL2_CLKOUTn	1	F6	D7	G10			+		 				
VREFB8N2	IO	PLL2 CLKOUTD		G6	E7	H9									
VREFB8N2 VREFB8N2	10	PLL7_CLKOUTn PLL7_CLKOUTp	+	F7 G7	C1 D1	_	+		+	1	+				
	1.5	PLL8_CLKOUTn		F8	E1					İ			1		
VREFB8N2	10	I LLO_CLINOUTH													
VREFB8N2 VREFB8N2	10	PLL8_CLKOUTp		G8	E2										



		Pin Name /	Optional	Configuration												No
Proceedings	VREFB Group	Function (2)	Optional Function(s) (2)	Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in Fe
March Marc	VREFB8N2	IO REECLIVAN		CLKUSR	A4 K11	D4	G11				+					
March Marc	VREFB8N2	REFCLK4p	DIFFCLK_8p,CLKIO17		L11	L10										
	VREFB8N2	REFCLK5n	DIFFCLK 9n		L10	K9										
Section Sect	VREFB8N2	REFCLK5p	DIFFCLK_9p,CLKIO19	D.1710	M10	L9	164									
Section Sect	VREFB8N2	10		DATA1 ASDO	G9	D6	K4									
10	VREFB8N2	10		NCSO	B4	D5	J4									
10		DCLK		DCLK	B3	F6	D3									
10		nCONFIG		nCONFIG	B1	E5	H4									
Column		nCE		nCE	C1	H7	D2									
Column		TCK		TCK	F2	G8	F4									
Column		TMS		TMS	E1	F5	G5									
Column		TDO		TDO		H8	E3									
Column		GND			J7	J7	F3									
Column		GND			R7	N6	T/I									
Column		GND			T7	P6	U3									
Column		GND				U6	V19									
100		GND			Y9	V7	E19									
100		GND			AC24	W20	M5									
100		GND			AA11	M7	AA14									
100		GND			AA19	AB10	AA17									
100		GND			AB10	AB13	AA5									
100	+	GND	+	1	AC14	AB16	R11	+	+	1	1		+	1		1
100	1	GND		1	AC17	AB22	B14	1	1		+		1			
100		GND			AC20		B17									
1		GND			AC23	AE12	B2									
1	-	GND	+	1	AC26	AE16	B5 Be	+	+				+			-
1	+	GND	+	1	AC6	AE24	C21	+	+	+			+			<u> </u>
1		GND			AF11	AE4	D18									
1		GND			AF14	AE8	E/									
COC APP SOC P P P P P P P P P		GND		1		B12		1	1	1			1	1	1	1
COC		GND			AF20 AF23	B16	F13									
COC		GND			AF26	B24	F21									
Scot Alignor Color Col		CND			AF29	B3	F9									
Scot Alignor Color Col		GND			AF5	B8	H11									
Scot Alignor Color Col		GND			AF8	F10	H18									
Scot Alignor Color Col		GND			AJ11	F17	J8									
Scot Alignor Color Col		GND			AJ14	F19	K11									
Column		GND			AJ17	F22	K15									
Column		GND			AJ2 A I20	F25	K21									
Sign		GND			AJ20 AJ23	G13	K7									
Sign		GND			AJ26	H19	K9									
Sign		GND			AJ29	J22	L10									
Sign		GND			AJ5	J8 K11	L12									
Chic		GND			B11	K15	16									
Chic		GND			B14	K17	L8									
CAN	GND				K25	M5										
CAN	GND			B2	L12	M9										
CAN	GND			B20 B23	L16	N10 N4										
CAN	GND			B26	11.8	N6										
CAN	GND			B29	M11	P11										
Check Chec		GND				M13	P16									
CAN	GND			D2	M17	P18										
CAN	GND	<u> 1</u>		E11	M21	P9	1	1	1	<u> </u>	1	<u> </u>	<u> </u>	<u> </u>		
GND		GND			E14	M9	R12									
GND		GND	1	1	E17	N10	R6	+	1				1	1		1
GND	-	GND		1	E20	N12	U10	1							1	1
GND		GND			E26	N16	U21	1								
GND		GND		1	E29	N18	V11			1	1			1		1
GND		GND	1	1	E5	N8	V14	+	1				1	1		1
SND	+	GND		1	E8	P11	V5 V8	+							+	
GND	1	GND		1		P15	Y21	1	1		+		1			1
SND		GND			H14	P17	R10									
SND	1	GND		1	H17	P22	R15	+							1	
GND H26 R10 N15	+	GND		1	H20		N13	+							+	
GND JB R16 K17	1	GND			H26	R10	N15	1							1	
GND JB R16 K17		GND			H29	R12	M16									
GND		GND			H8	R14	L16									
GND	-	GND	+	1	J8 K12	R16	K17	+	+				+			1
GND	+	GND	+	1	K14	T11	K13	+	+	+			+			1
GND		GND			K20		H15	1								
GNU L28 Y16 E2		GND			K7	T17	J12									
GNU L28 Y16 E2	1	GND		1	L13		AA1									
GNU LZS Y16 EZ Y16 EZ	-	GND	+	1	L17	U21	AA2	+	+				+			-
GNU LZS Y16 EZ Y16 EZ	1	GND	+	1	L19 L21	V25	E1	+	1		1	+	1	1	1	1
GND		GND			L23	Y16	E2									
GND		GND			L26	Y18	G1									
GND M12 AB1 J2 GND M44 AB2 L1 GND M66 AC2 L2 GND M68 AD1 N1		GND			L29	IY8	G2									
GND M16 AC2 L2		GND	1	1	L9	R8	J1	+	1				1	1		1
GND M16 AC2 L2	-	GND		1	M12 M14	AB2	J2	1							1	
GND M18 AD1 N1		GND				AC2	L2									
GND M20 E3 N2		GND			M18	AD1	N1									
		GND	1		M20	E3	N2		1	ĺ.	1		l '	1		1



	Pin Name /	Optional	Configuration Function												Versio Not
k Number VREFB Grou	p Function (2)	Optional Function(s) (2)	Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F48
	GND			N11	F672 E4 F1 F2 G3 G4 H1	R1 R2 U1 U2 W1 W2									
	GND			N15	F2	U1									
	GND			N17	G3	U2									
	GND			N19	G4	W1									
	GND			N9	H1	W2									
	GND			P10	H2 J3 J4 K1 K2										
	GND			P12	14										
	GND			P16	K1										
	GND			P18	K2										
	GND			P20	L3										
	GND			P23	L4										
	GND			P26	M1										
	GND			P29	M2										
	GND			P8	N3										
	GND			R13	P1										
	GND			R15	P2										
	GND			R17	R3										
	GND			R19	R4										
	GND			R21	T1										
	GND			R9	T2										
	CND			T10	U3										
	GND			T14	V1										
	GND			F896 N11 N13 N13 N15 N17 N19 N19 N19 P10 P14 P16 P16 P20 P20 P28 R11 R13 R15 R17 R19 R17 R19 R21 R17 R19 R21 R21 R21 R21 R21 R31 R17 R19 R21 R31 R17 R19 R31	L3 L4 M1 M2 N3 N4 P1 P2 R3 R4 T1 T2 U3 U4 V1 V2 W3 W4 Y1 Y2	1									
	GND			T18	W3										
	GND			T20	W4										
	GND			T22	Y1	1		-	-						
	GND			U11 U13 U15 U17 U19 U23 U26	Y2	+	1	1	1	1		1		1	
	GND	1		U13	+	+	1	+	+	1	+	1		1	1
	GND	+		U17	+	+		+	+	<u> </u>	+				
	GND			U19		1			İ			1			
	GND			U23											
	GND			U26											
	GND														
	GND			U9 V10 V14											
	GND			V10	_										
	GND			V14	-										
	GND			\/1 R										1	
	GND			V20 V24 V8 W13 W17 W19											
	GND			V24											
	GND			V8											
	GND			W13											
	GND			W17											
	GND			W 19	_										
	GND			W9										1	
	GND			Y10											
	GND			W21 W9 Y10 Y14											
	GND														
	GND			Y23 Y26 Y29 AA3 AA4 AA5 AB1 AB2	_										
	GND			Y26	_										
	GND			129	-										
	GND			AA4										1	
	GND			AA5											
	GND			AB1											
	GND			AB2											
	GND			AB5											
	GND			AB5 AB6 AC3 AC4 AC5 AD1 AD2	+	+	1	1	1	1		1		1	
	GND	+		AC4	-	+		+	1		+				
	GND			AC5	+	+		+	1						
	GND			AD1		1									
	GND			AD2											
	GND			AD5			_								
	GND	1		AD5 AE2 AF1		1		+	+						
	GND	+		AF1	+	+	+	+	+	1	-	1		1	1
	GND	1		AF2 G1	+	+	1	+	+	1	+	1		1	
	GND			G2	+	+	+	+	+	1		1			
	GND			G2 G3 G4	1	1	1	1		1	1	1		1	
	GND			G4			<u> </u>					T		<u> </u>	
	GND			G5 H1			_								
	GND			H1		1		-	-						
	GND			H2 H5 H6		1		+	+	1		1			1
	GND	+		H6	-	+		+	1		+				
	GND			J3	+	+	+	+	+	1		1			1
	GND			J4		1	1			1		1		1	İ
	GND				1		1							1	1
	GND			J5 K1 K2											
	GND			K2											
	GND			L3		1		-	-						
	GND			L4	+	+	1	1	1	1		1		1	
	GND	+		L5 M1 M2 M6	+	+	+	+	+	1	-	1		1	1
	GND	1		M2	+	+	1	+	+	1	1	1			1
	GND			M6	+			1		1		1			1
	GND			N3		1	1			1		1		1	i .
	GND			N3 N4	1		1							1	1
	GND			N6								L			L
	GND			P1											
	GND	1		P1 P2 P5 R3 R4		1		-		1		1			
		1	1	P5	11	1	1	1	1	1	1	1	l	1	1
umber VREFB Grou	GND			D3											



nk Number VREFB Group Function GND	ne / Op n (2) Fu	ptional unction(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	Version Note
GND				R5											
GND GND				T1 T2											
GND GND GND GND GND				T5 U3											
GND				U4											
GND GND				U5 V1											
GND GND GND				V2 V6											
GND				W3											
GND GND GND GND GND GND GND GND GND GND				W4											
GND				W5 W6											
GND				Y1											
GND				Y2 K8											
GND VCC_CL VCC_CL	I KINISA			AB7	114.4	NIIO									
VCC_CL	LKIN3B			W16 Y12	U14 V9 K14	N12 P7 H10									
VCC_CL	LKIN8A			K16 K10	K14 J9	H10									
VCC_CL VCCD_P	PLL			K6		G3									
VCCD_P	PLL			K6 M8 P7	L6	G3 M4 R4									
VCCD_P	PLL			U7	R6	U4									
VCC CL	PLL	-		U7 Y7	T6	U4 V18 E18				1					
VCCD_P VCCD_P VCCD_P	PLL			Y8 AB23	Y20	E18		<u> </u>		<u> </u>			<u> </u>	<u> </u>	<u> </u>
VCCD_P	PLL			J23	G21	15	1								
VCCINT	T			AA10 AA14	J10	J5 F7									
VCCINT	T	-		K13	K16	G13				1					1
VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT	T			K13 L12 L14	J6 L6 M6 R6 T6 V6 Y20 G21 L7 J10 K16 K18 K8	G13 G9 H6 J11 J17									
VCCINT	T	-		L16 L18	L11	J11				1					1
VCCINT	T			L20	L13 L17	J7									
VCCINT VCCINT VCCINT	Ţ			L20 M11 M13	L17 M10 M12	J7 J9 K16									
VCCINT VCCINT VCCINT	T			M15	M14	K6									
VCCINT	T			M17	M16	K8									
VCCINT	T			M19 M9	M18 M8	L11 L17									
VCGINT VCCINT VCCINT VCCINT VCCINT VCCINT	T			M9 N10 N12	N11 N13	L5 L7									
VCCINT	T			N12 N14	N13 N15	L/ L9									
VCCINT VCCINT	T			N16	N15 N17	L9 M10									
VCCINT	T			N18 N20	N9 P10	M12 M6									
VCGINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT	T			N8 P11 P13	P10 P12 P14 P16 P18	M6 N16 N5 N9									
VCCINT	T			P11 P13	P14 P16	N5 N9									
VCCINT	T			P15	P18	P12									
VCCINT	Ť			P17 P19	P8 R11	P17 P6									
VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT	T			P9 R10 R12 R14 R16	R13 R15	P8 R7 T10									
VCCINT	T			R10	R17	T10									
VCCINT	T			R14	R7 R9 T12 T16	T12 U16 P10 T15									
VCCINT	T			R16	T12	P10									
VCCINT	T			R18 R20	T16	T15									
VCCINT	T			T11 T13	T18	N14 M15 P15									
VCGINT VCGINT VCGINT VCGINT VCGINT VCGINT VCCINT VCCINT	Ť			T13 T15	U11 U13	P15									
VCCINT	T			T17 T19	U15 U17	K14 H16									
VCCINT	T				V10	K12									
VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT	T			T9 U10 U12	V8 T8	1	1	1					 		
VCCINT	T			U14											
VCCINT	T			U16 U18		+	1	1							
VCCINT VCCINT	T			U20											
VCCINT VCCINT	T		1	U8 V13						1					
VCCINT VCCINT VCCINT	T			V17											
VCCINT	T		1	V19 V9						1					
VCCINT	T			W10											
VCCINT	T		+	W10 W14 W18		+	1	1							
VCCINT	T			W20											
VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT	T		1	W8 Y11						1					
VCCINT	Т			Y13											
VCCINT	T			Y15 K9 AB8		1							1		
VECINT VECINT VECINT VECINT VECINT VECINT VECINT VECING VECIO3 V	T			AB8											
VCCIO3	3			AB12 AB15	AA10 AA11	U11 U8									
VCCIO3	3			AC10 AC12	AA12 AA13	U9									
VCCIO3	3	-	1	AC12	AA13	U9 V10 V12	1	1					<u> </u>		1
VCCIO3	3			AC13 AC15	AA14 W8	V1Z							<u> </u>		
VCCIO3	3			AC9 AD11											
VCCIO3 VCCIO3 VCCIO3 VCCIO3	3			AD11 AD12		+			+	+		+			1
VCCIO3	3			AD12 AD13 AD14											
	3	·		AD14	1 -	1 -								1	1



nk Number VREFB Group Pin Name / Function (2) VCCIO3 VCCIO3	Optional Function(s) (2)	Configuration Function	F896 AD15	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F48-
VCCIO4			AB18 AB19	AA16 AA18	U13 V15		1			1				
VCCIO4 VCCIO4			AB19	AA18	V15									
VCCIO4			AB20	AA19	V16 V17									
VCCIO4 VCCIO4			AC18 AC19	AB17 Y15	V17									
VCCIO4			AC21	Y19										
VCCIO4 VCCIO4			AC22 AD17											
VCCIO4			AD17											
VCCIO4 VCCIO4			AD18 AD19											
VCCIO4			AD20											
VCCIO4 VCCIO5			AD21 AA23											
VCCIO5			AA23	P21	N18									
VCCIO5 VCCIO5			AA24	R21 T20 U20	P19 R18									
VCCIO5			U22 U24	1120	KIB		+							
VCCIO5			V22	V20										
VCCIO5 VCCIO5			V22 V23	1										
VCCIO5			W22											
VCCI05			W23											
VCCIO5			W24	_										
VCCIO5 VCCIO6			Y24 L22	H21	H19									
VCCIO6			1 24	J21	J18			<u> </u>						
VCCIO6 VCCIO6			M23 M24	L20 M20	K18									
VCCIO6			M24	M20										
VCCIO6 VCCIO6	+		N22 N23	N21	-	1		1			1		1	1
VCCIO6	+		P22		_		+	+		+				+
VCCIO6			P24											
VCCIO6			P24 R22											
VCCIO6 VCCIO7 VCCIO7			R23											
VCCIO7			G19 H18	F16 F18	E13 E14									
VCCIO7			H18	F18	E14		+							1
VCCIO7 VCCIO7			H19 H21 H22	F20 G16	E16									
VCCIO7			H22	IG18	F14									
VCCIO7 VCCIO7			J17 J18	G19										
VCCIO7			J18											
VCCIO7 VCCIO7			J19 J20											
VCCIO7			J21	_	_									
VCCIO7			J22											
VCCIO7 VCCIO8			J22 H10	E10	E10									
VCCIO8			H12	F11	E11									
VCCIO8 VCCIO8			H13 H15	F13 F14	E12 E9									
VCCIO8			H15	F14	F10									
VCCIOS			J10	G12	FIU									
VCCIO8 VCCIO8			J10 J11	U.L										
VCCIO8 VCCIO8			J12 J13											
VCCIO8			J13											
VCCIO8			J14	_										
VCCIO8 VCCIO8			J15 J16		-									
VCCIO9			H7	G7	G4 F4									
VCCIO9 VCCA			J6	G7 H6	F4									
IVCCA			L8	K7	L4									
VCCA VCCA			R8 T8	N7 P7	T5 V4			1						1
VCCA			AA7	U7	V4 U19			1						1
VCCA VCCA			AA7 AA9	W6	F19									
VCCA VCCA NC NC			AB24	W21										
VCCA			K23 AG1 AH1	H20 AB3										
NC NC			AG1	AB3	Y3 AA3									
NC NC			A2	AB4	AA3		+							-
NC			AK2											
VCCL_GXB VCCL_GXB			AD4 K5	AD2 G5	V3 K3			<u> </u>						
VCCL_GXB			K5	G5	K3									
VCCL_GXB			M5	H5	L3									
VCCL_GXB VCCL_GXB	_		N7 D6	L5 D5	N3 T3			+		+				+
VCCL_GXB VCCL_GXB	+		P6 AA6	P5 AA3	13		+	+						+
VCCL_GXB			T6	AA4										
VCCL_GXB VCCL_GXB			V5	AA4 U5										
VCCL_GXB VCCH_GXB			Y5 L6	Y5 J5	110									
VCCH_GXB	+		L6	J5	H3			+		+				+
VCCH_GXB VCCH_GXB	_		N5	M5 P5	P3			+		+				+
VCCH_GXB VCCH_GXB	1		U6 W7	R5 V5		1		1			1			
RREF0			AE1	AC1	AB1									
VCCA_GXB			AE1 AD3	AC1 AC3	AB1 W3									
VCCA GXB			M7	K5	J3									
VCCA_GXB VCCA_GXB			R6 V7	N5 T5	R3			-						-
VCCA_GXB			V7 Y6	T5 W5			-		1		1		1	-

Notes:

(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.

(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



Pin Information for the Cyclone[®] IV GX EP4CGX110 Device Version 1.1

	Pin Type (1st, 2nd, & 3rd	Note (1
Pin Name	Function)	Pin Description
	i unonony	Clock and PLL Pins
CLKIO[5, 7, 9, 11, 12,14],	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user
DIFFCLK_[27]p	oloon, mput	input pins.
CLKIO[4, 6, 8, 10, 13, 15],	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user
DIFFCLK_[27]n		input pins.
DIFFCLK_[0, 1, 8, 9]p,	Clock, Input	Optional positive terminal inputs for differential global clock input or single-ended clock input.
CLKIO[17, 19, 20, 22]		
DIFFCLK_[0, 1, 8, 9]n	Clock, Input	Optional negative terminal inputs for differential global clock input.
PLL[18]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/C
,	·	standards if it is being fed by a PLL output.
PLL[18]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential
		I/O standards if it is being fed by a PLL output.
		Configuration/JTAG Pins
MSEL[03]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller devices like EP4CGX15,
		EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data,
		enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration.
	(open-drain)	Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input
		CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user
		I/O pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device
		configuration.
nSTATUS	Bidirectional	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POF
	(open-drain)	time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters are
		error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as an user
		I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO, DATA1	Input (PS, FPP)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode.
	Output (AS)	DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target
		device on DATA[07].
		In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP
		configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual- Purpose Pin settings.
		ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.
DATA[27]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [07]. In AS or PS configuration scheme,
	,	they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [27] are
		available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.



Pin Information for the Cyclone[®] IV GX EP4CGX110 Device Version 1.1

Note (1)

		Note (1)
B: N	Pin Type (1st, 2nd, & 3rd	
Pin Name	Function)	Pin Description
DCLK	Input (PS) Output (AS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the Enable devicewide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
		Differential I/O Pins
DIFFIO_[R,T,B]072][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
		External Memory Interface Pins
DQS[05][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[017]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks, asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[05][R,T,B]	I/O, DQ	Optional data signal for use in external memory interface.
DM[05][R,B,T]/BWS#[05][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
		Reference Pins
RUP[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not used, this pin can function as a regular I/O pin.
RDN[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
		Supply Pins
VCCINT	Power	These are internal logic array voltage supply pins.
VCCD_PLL	Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
VCCA	Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from other VCC for better jitter performance.



Pin Information for the Cyclone[®] IV GX EP4CGX110 Device Version 1.1

Note (1)

		Note (1)
	Pin Type (1st, 2nd, & 3rd	
Pin Name	Function)	Pin Description
VCCIO[39]	Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level. VCCIO supplies power
		to the input and output buffers for all I/O standards.
VCC_CLKIN[3,8]A	Power	CLLKIN power in bank 3A and bank 8A.
VREFB[38]N[02]	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
GND	Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
		Transceiver Pins
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX, and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA_GXB	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[07]p	Input	High speed positive differential receiver channels.
GXB_RX[07]n	Input	High speed negative differential receiver channels.
GXB_TX[07]p	Output	High speed positive differential transmitter channels.
GXB_TX[07]n	Output	High speed negative differential transmitter channels.
REFCLK[05]p (2)	Input	High speed differential reference clock positive.
REFCLK[05]n (2)	Input	High speed differential reference clock complement.
RREF0	Input	Reference resistor for transceiver.

Notes:

- (1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. For the availability of pins in each density, refer to the pin list.
- (2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the Cyclone IV Device Family Pin Connection Guidelines.



PLL2	VREFB8N2		VREFB8N1 VREFB8N0		VREFB7N2 VREFB7N1		VREFB7N0		
	B9	B8B	B8	B8A		B7		PLL4	
PLL8									VREFB6N0
Transceiver Block (QL1)								B6	VREFB6N1
PLL7									VREFB6N2
PLL6									VREFB5N0
Transceiver Block (QL0)								B5	VREFB5N1
PLL5									VREFB5N2
PLL1	B3 VREFB3	B3B N2	B3 VREFB3N1	B3A VREFB3N0	VREFB4N2	B4 VREFB4N1	VREFB4N0	PLI	L3

Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus[®] II software.



Pin Information for the Cyclone[®] IV GX EP4CGX110 Device Version 1.1

Note (1)

Version Number	Date	Changes Made
1.0	6/23/2010	Initial release.
1.1	11/8/2010	Added new note in Pin List and Pin Definitions.