DEVICE ENGINEERING INCORPORATED

385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com

DEI1054 Six Channel Discrete-to-Digital Interface Sensing 28 Volt/Open

Features

- Small footprint (16L SOIC NB)
- Senses six 28V/Open discrete logic signals
- Inputs are Lightning Protected to DO-160D Level 3
- TTL/CMOS-Compatible Tri-state Outputs
- Package / Temperature Options:
 - 16L 150mil SOIC, -55°C/+85°C
 - 16L Ceramic 300mil SOP, -55°C/+125°C



Functional Description

The DEI1054 is a six channel discrete-to-digital interface BiCMOS device. It senses six 28V/Open discrete signals of the type commonly found in avionics systems. The inverted outputs are TTL/CMOS compatible and are enabled via the \overline{CE} and \overline{OE} pins. The input pins of this small, 16-lead narrow body SOIC device are lightning protected to meet the requirements of DO160D waveforms 3, 4, and 5, level 3. See figures 5-7.

With its reliability, low cost, operating range, and lightning protection, the DEI1054 meets a large variety of interface requirements for aerospace and industrial applications.




Figure 1: Function Diagram




Figure 2: Pinout Diagram

Table 1: A	Absolute Maximum Ratio	ngs (Note 1)		
PARAMETER		MIN	MAX	UNITS
Supply Voltage V _{DD}			7.0	V
Discrete Input Voltage (Pins 1-6) Continuous (Note 2):			+80	V
Lightning Protection (Pins 1-6):				
DO160D, Waveform 3; Level 3		-600	+600	V
DO160D, Waveforms 4 and 5; Level 3		-300	+300	V
Digital Input Voltage (\overline{CE} and \overline{OE})		V _{SS} - 0.3	$V_{DD} + 0.3$	V
Storage Temperature		-65	150	°C
Junction Temperature TJMAX			145	°C
Operating Free Air Temperature	Plastic	-55	85	°C
Ceramic		-55	125	
Peak Body Temp per J-STD-020-C	16L SOIC NB G		260	°C
	16L CSOP		240	

The DEI1054 contains circuitry to protect inputs against damage due to high voltage static discharge. It has been characterized per JEDEC A114-A Human Body Model to Class 1. Observe precautions for handling and storing Electrostatic Sensitive Devices.

- Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
 The DEI1054 will withstand the transient surge DC voltage step function loci limits for category B equipment per MIL-STD-704A.

Table 2: DEI1054 Device Operating Characteristics						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{DD}		4.5	5.0	5.5	V
Free Air Operating Temp. Plastic Ceramic	T _A	$V_{DD} = 4.5 - 5.5 \text{ V}$	-55 -55		+85 +125	°C
Logic Output Sink Current	I _{OL}	$V_{DD} = 4.5 - 5.5 \text{ V}$			5.0	mA
Logic Output Source Current	I _{OH}	$V_{DD} = 4.5 - 5.5 \text{ V}$	-5.0			mA

Table 3: DEI1054 Logic Truth Table					
<u>CE</u> (Chip Enable)	\overline{OE} (Output Enable)	IN 1-6 Input	OUT 1-6 Output		
0	0	Open	1		
0	0	28 Volts	0		
1	X	X	High Z		
X	1	X	High Z		

Table 4a: DEI1054 (Plastic) Electrical Characteristics $(T_A = -55^{\circ}\text{C TO} + 85^{\circ}\text{C}, V_{DD} = 4.5 \text{ TO } 5.5 \text{ V}, \text{ Unless otherwise noted})$							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
	Power Supply and Thermal Data						
Supply Current	I_{DD}	$\frac{IN \ 1-6 = 0V}{OE}, \overline{CE}, V_{DD} = 5.5 V$		5	10	mA	
Thermal Resistance	$ heta_{JA} \ heta_{JC}$	Junction to Ambient (4L PCB) Junction to Case		~ 73 ~ 29		°C/W	
	Dis	screte Input Characterist	tics				
IN 1-6 input voltage for Open input sense	V_{SO}	Voltage source from input terminal to ground for Logic High Output.	-5		10	V	
IN 1-6 input current for Open input sense	I _{SOmax}	Maximum input current to produce Logic High output.			80	uA	
IN 1-6 input voltage for 28V input sense	V_{S28}	Voltage source from input terminal to ground for Logic Low Output.	14		35	V	
IN 1-6 input current for 28V input sense	I _{S28min}	Minimum input current to produce Logic High output.	187			uA	
IN 1-6 Input Resistance	R _{IN}	Discrete input resistance. 0V < IN 1-6 < 16V	71	95	119	ΚΩ	
IN 1-6 Input current at 28V	I _{IN28}	V _{IN} = 28V			502	μΑ	
	L	ogic Input Characteristic	cs				
\overline{CE} , \overline{OE} input logic 1 level	V_{IH}		2.0			V	
\overline{CE} , \overline{OE} input logic 0 level	V _{IL}				0.8	V	
		OC Output Characteristic	s				
Output logic 1 level (TTL)	V _{OH}	I _{OH} = -5 mA.	2.4			V	
Output logic 0 level (TTL)	V_{OL}	I _{OL} = 5 mA.			0.4	V	
Output logic 1 level (CMOS)	V _{OH}	I _{OH} = -100 μA (Note 1)	V_{DD} – 50mV			V	
Output logic 0 level (CMOS)	V _{OL}	I _{OL} = 100 μA (Note 1)			V _{SS} + 50mV	V	
Off-state Output Current	I _{OZ}	$OE = V_{DD}$ $V_{DD} = 5.5 V$ $V_{OUT} = 0 \text{ or } V_{DD}$			+/-10	μА	
Switching Characteristics (Note 1)							
I/O propagation delay	t_{HL},t_{LH}	Refer to Figure 4.			500	ns	
Delay from \overline{CE} or \overline{OE} input (with output low) to output HI-Z	t _{LZ}	Refer to Figure 3.			25	ns	
Delay from \overline{CE} or \overline{OE} input (with output HI-Z) to output low	t_{ZL}	Refer to Figure 3.			25	ns	
Delay from \overline{CE} or \overline{OE} input (with output high) to output HI -Z	t _{HZ}	Refer to Figure 3.			25	ns	
Delay from \overline{CE} or \overline{OE} input (with output HI-Z) to output high	t_{ZH}	Refer to Figure 3.			25	ns	

NOTES:
1. This parameter is guaranteed by design and not tested.

Table 4b: DEI1054 (Ceramic) Electrical Characteristics $(T_A = -55^{\circ}\text{C TO} + 125^{\circ}\text{C}, V_{DD} = 4.5 \text{ TO } 5.5 \text{ V}, \text{ Unless otherwise noted})$							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
	Power Supply and Thermal Data						
Supply Current	I _{DD}	$\frac{\text{IN } 1\text{-}6 = 0\text{V}}{\overline{OE}, \overline{CE}, V_{DD} = 5.5\text{ V}}$		5	10	mA	
Thermal Resistance	$ heta_{JA} \ heta_{JC}$	Junction to Ambient (4L PCB) Junction to Case		TBD 23		°C/W	
	Dis	screte Input Characterist	tics				
IN 1-6 input voltage for Open input sense	V_{SO}	Voltage source from input terminal to ground for Logic High Output.	-5		10	V	
IN 1-6 input current for Open input sense	I _{SOmax}	Maximum input current to produce Logic High output.			80	uA	
IN 1-6 input voltage for 28V input sense	V_{S28}	Voltage source from input terminal to ground for Logic Low Output.	14		35	V	
IN 1-6 input current for 28V input sense	I _{S28min}	Minimum input current to produce Logic High output.	187			uA	
IN 1-6 Input Resistance	R _{IN}	Discrete input resistance. 0V < IN 1-6 < 16V	71	95	119	ΚΩ	
IN 1-6 Input current at 28V	I _{IN28}	V _{IN} = 28V			502	μΑ	
	L	ogic Input Characteristic	cs				
\overline{CE} , \overline{OE} input logic 1 level	V _{IH}		2.0			V	
\overline{CE} , \overline{OE} input logic 0 level	V _{IL}				0.8	V	
		OC Output Characteristic	s				
Output logic 1 level (TTL)	V_{OH}	I _{OH} = -5 mA.	2.4			V	
Output logic 0 level (TTL)	V_{OL}	I_{OL} = 5 mA.			0.4	V	
Output logic 1 level (CMOS)	V_{OH}	I _{OH} = -100 μA (Note 1)	V _{DD} – 50mV			V	
Output logic 0 level (CMOS)	V _{OL}	I _{OL} = 100 μA (Note 1)			V _{SS} + 50mV	V	
Off-state Output Current	l _{oz}	$OE = V_{DD}$ $V_{DD} = 5.5 \text{ V}$ $V_{OUT} = 0 \text{ or } V_{DD}$			+/-10	μΑ	
Switching Characteristics (Note 1)							
I/O propagation delay	t_{HL},t_{LH}	Refer to Figure 4.			500	ns	
Delay from \overline{CE} or \overline{OE} input (with output low) to output HI-Z	t _{LZ}	Refer to Figure 3.			30	ns	
Delay from \overline{CE} or \overline{OE} input (with output HI-Z) to output low	t_{ZL}	Refer to Figure 3.			30	ns	
Delay from \overline{CE} or \overline{OE} input (with output high) to output HI -Z	t _{HZ}	Refer to Figure 3.			30	ns	
Delay from \overline{CE} or \overline{OE} input (with output HI-Z) to output high	t _{zH}	Refer to Figure 3.			30	ns	

NOTES:

1. This parameter is guaranteed by design and not tested.




Figure 3: Enable to Output Propagation Delay




Figure 4: Input to Output Propagation Delay




Figure 5: DO160D Voltage Waveform #3 V_{oc} = 600V, I_{sc} = 24A, Frequency = 1.0MHZ ±20%




Figure 6: DO160D Voltage Waveform #4 V_{OC} = 300V, I_{SC} = 60A




Figure 7: DO160D Voltage Waveform #5

Notes:

- Voc = Peak Open Circuit Voltage available at the calibration point.
- 2. Isc = Peak Short Circuit Current available at the calibration point.
- 3. Amplitude tolerances: +10%, -0%
- The ratio of Voc to Isc is the generator source impedance to be used for generator calibration purposes.


Ordering Information

Table 5: Ordering Information					
DEI Part Number	Marking	Package	OP. Temp. Range	Processing	
DEI1054-G	DEI1054	16 lead SOIC NB G	-55 / +85 °C	Standard	
	E4				
DEI1054-WMS	DEI1054-WMS	16 lead ceramic SOP	-55 / +125°C	Standard	
DEI1054-WMB	DEI1054-WMB	16 lead ceramic SOP	-55 / +125°C	Burn-In, 96 hr @ 125°C	

Package Descriptions

Table 6: Package Characteristics					
PACKAGE TYPE	16 Lead SOIC Narrow Body, Green	16 Lead Ceramic SOP			
REFERENCE	16L SOIC NB G	16L CSOP			
THERMAL RESISTANCE:					
θ_{JA} (4 layer PCB with Power Planes)	~73 °C/W	-			
$ heta_{ m JC}$	~29 °C/W	23 °C/W			
JEDEC MOISTURE SENSITIVITY LEVEL (MSL)	MSL 1 / 260°C	Hermetic			
LEAD FINISH MATERIAL / JEDEC Pb-free CODE	NiPdAu e4	Au e4			
Pb-Free DESIGNATION	RoHS Compliant	Pb Free			
JEDEC REFERENCE	MS-012-AC	-			

DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.



16L 300mil CSOP




Figure 9: 16L CSOP Mechanical Outline