#### Cyclone<sup>®</sup> II EP2C70 Device Pin-Out PT-EP2C70-1.7

© 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

The pin connection guidelines in the device pin-out are considered preliminary. These pin connection guidelines should only be used as a recommendation, not as a specification. The use of the pin connection guidelines for any particular design should be verified for device operation, with the datasheet and Altera.

PLEASE REVIEW THE FOLLOWING TERMS AND CONDITIONS CAREFULLY BEFORE USING THE DEVICE PIN-OUT("PIN-OUT") PROVIDED TO YOU. BY USING THE PIN-OUT, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT ("AGREEMENT") BETWEEN YOU AND ALTERA CORPORATION ("ALTERA"). IF YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT DOWNLOAD, COPY, INSTALL, OR USE OF THE PIN-OUT.

- 1. Subject to the terms and conditions of this Agreement, Altera grants to you a license to use the Pin-out to determine the pin connections of the associated Altera programmable logic device or field programmable gate array. You may not use the Pin-out for other purpose. You are expressly prohibited from using the Pin-out with any programmable logic devices or field programmable gate arrays designed or manufactured by any company or entity other than Altera.
- 2. Altera does not guarantee or imply the reliability, serviceability, or function of the Pin-out. The files contained herein are provided 'AS IS'. ALTERA DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT.
- 3. In no event shall the aggregate liability of Altera relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract, or otherwise), exceed One US Dollar (US\$1.00). In no event shall Altera be liable for any lost revenue, lost profits, or other consequential, indirect, or special damages caused by your use of these guidelines even if advised of the possibility of such damages.
- 4. This Agreement shall be governed by the laws of the State of California, without regard to conflict of law or choice of law principles. You agree to submit to the exclusive jurisdiction of the courts in the County of Santa Clara, State of California for the resolution of any dispute or claim arising out of or relating to this Agreement. The parties hereby agree that the party who is not the substantially prevailing party with respect to a dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the substantially prevailing party in relation to such dispute, claim, or controversy, including attorneys' fees.

BY DOWNLOADING OR USING THE PIN-OUT, YOU ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND ALTERA FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND ALTERA, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND ALTERA RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT.

Device Pin-Out Agreement © 2008 Altera Corporation. All rights reserved.



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
				Function	E4	1/40	F0/2	F0/2	F030	L030
B2	VREFB2N0	GND_PLL3			E4 H7	K10				
B2	VREFB2N0	VCCD_PLL3				J9				
B2	VREFB2N0	GND_PLL3			G7	J8				
B2	VREFB2N0	GND	1000							
B2	VREFB2N0	10	ASDO	ASDO	E3	G7				
B2	VREFB2N0	IO	nCSO	nCSO	D3	K9				
B2	VREFB2N0	IO	LVDS68p		B2	H7				
B2	VREFB2N0	Ю	LVDS68n	CLKUSR	В3	H8				
B2	VREFB2N0	Ю	PLL3_OUTp		E5	G5				
B2	VREFB2N0	Ю	PLL3_OUTn		F6	G6				
B2	VREFB2N0	VCCIO2								
B2	VREFB2N0	IO	LVDS67p		C2	F3				
B2	VREFB2N0	Ю	LVDS67n		C3	F4				
B2	VREFB2N0	IO	VREFB2N0		G5	H5				
B2	VREFB2N0	Ю			G6	H6				
B2	VREFB2N0	Ю	LVDS66p			G3				
B2	VREFB2N0	Ю	LVDS66n			G4				
B2	VREFB2N0	GND								
B2	VREFB2N0	IO	LVDS65p			E3				
B2	VREFB2N0	IO	LVDS65n			E4				
B2	VREFB2N0	IO	LVDS64p		F3	B2				
B2	VREFB2N0	IO	LVDS64n		F4	C3				
B2	VREFB2N0	IO	LVDS63p		D2	C1				
B2	VREFB2N0	VCCIO2	,							
B2	VREFB2N0	IO	LVDS63n		D1	C2				
B2	VREFB2N1	IO	LVDS62p		F7	D2				
B2	VREFB2N1	IO	LVDS62n			D3				
B2	VREFB2N1	IO	LVDS61p		J8	H3				
B2	VREFB2N1	IO	LVDS61n		J7	H4				
B2	VREFB2N1	IO	LVDS60p			J7				
B2	VREFB2N1	IO	LVDS60n		H6	J6				
B2	VREFB2N1	GND	555		1	130				
B2	VREFB2N1	IO	VREFB2N1		J5	J5				
B2	VREFB2N1	IO	LVDS59p		E2	K8				
B2	VREFB2N1	IO	LVDS59n		E1	K7				
B2	VREFB2N1	10	LVDS58p		K6	L8				
B2	VREFB2N1	10	LVDS58p LVDS58n		K5	L7				
B2	VREFB2N1	VCCIO2	LVDSJOII		NO	L/				
B2 B2		10	LVD957p		C4	L10				
B2 B2	VREFB2N1 VREFB2N1	IO	LVDS57p LVDS57n		G4 G3	L10				



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B2	VREFB2N1	IO	LVDS56p			K6		1.0.2		1.000
B2	VREFB2N1	IO	LVDS56n		J6	K5	DQ2L0	DQ1L0		
B2	VREFB2N1	IO	LVDS55p		K8	L6	DQ2L1	DQ1L1		
B2	VREFB2N1	IO	LVDS55n		K7	L5	DQ2L2	DQ1L2		
B2	VREFB2N1	IO	LVDS54p		F2	M9	DQ2L3	DQ1L3		
B2	VREFB2N1	IO	LVDS54n		F1	M8	DQ2L4	DQ1L4		
B2	VREFB2N1	GND	LVB00 III		ļ	1110	D QLE !	DQILI		
B2	VREFB2N1	IO	LVDS53p		G1	E1	CDPCLK0/DQS2L	CDPCLK0/DQS2L	CDPCLK0/DQS2L	CDPCLK0/DQS2L
B2	VREFB2N1	IO	LVDS53n		G2	E2	02. 02.10.2 0022	05. 02.10/2 0022	05. 02.10/5 4022	05. 02.10.2 0022
B2	VREFB2N2	VCCIO2								
B2	VREFB2N2	IO	LVDS52p		НЗ	F1	DQ2L5	DQ1L5	DQ2L0	
B2	VREFB2N2	IO	LVDS52n		H4	F2	DQ2L6	DQ1L6	DQ2L1	
B2	VREFB2N2	IO	LVDS51p		J3	G1	DQ2L7	DQ1L7	DQ2L2	
B2	VREFB2N2	IO	LVDS51n		J4	G2		DQ1L8	DQ2L3	
B2	VREFB2N2	IO	LVDS50p		H2	H1	DM2L	DM1L0/BWS#1L0	DQ2L4	
B2	VREFB2N2	IO	LVDS50n		H1	H2			DQ2L5	
B2	VREFB2N2	GND								
B2	VREFB2N2	IO	LVDS49p		J2	K3			DQ2L6	
B2	VREFB2N2	GND	·							
B2	VREFB2N2	IO	LVDS49n		J1	K4	DQ0L0	DQ1L9	DQ2L7	
B2	VREFB2N2	IO	LVDS48p		K4	N10	DQ0L1	DQ1L10		
B2	VREFB2N2	IO	LVDS48n		K3	M10	DQ0L2	DQ1L11	DM2L	DQ1L0
B2	VREFB2N2	VCCIO2								
B2	VREFB2N2	IO	LVDS47p			M6				DQ1L1
B2	VREFB2N2	IO	LVDS47n			M7				DQ1L2
B2	VREFB2N2	IO	LVDS46p		K1	J1	DQ0L3	DQ1L12		DQ1L3
B2	VREFB2N2	Ю	LVDS46n		K2	J2	DQ0L4	DQ1L13		
B2	VREFB2N2	Ю	VREFB2N2		L4	M5				
B2	VREFB2N2	IO	LVDS45p			L3				
B2	VREFB2N2	IO	LVDS45n			L4				DQ1L4
B2	VREFB2N2	GND								
B2	VREFB2N2	IO	LVDS44p			K1				
B2	VREFB2N2	GND								
B2	VREFB2N2	IO	LVDS44n			K2				
B2	VREFB2N2	IO	LVDS43p			N8				DQ1L5
B2	VREFB2N2	IO	LVDS43n			N7				DQ1L6
B2	VREFB2N3	IO	LVDS42p			L1				DQ1L7
B2	VREFB2N3	VCCIO2								
B2	VREFB2N3	IO	LVDS42n			L2				DQ1L8
B2	VREFB2N3	IO	LVDS41p		L7	P9	DQ0L5	DQ1L14		DM1L0/BWS#1L0



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B2	VREFB2N3	IO	LVDS41n		L6	N9	DQ0L6	DQ1L15		1 000
B2	VREFB2N3	IO	LVDS40p			M1	DGOLO	DQTETO		
B2	VREFB2N3	IO	LVDS40n			M2			DQ0L0	DQ1L9
B2	VREFB2N3	IO	LVDS39p		L2	M3	DQ0L7	DQ1L16	DQ0L1	DQ1L10
B2	VREFB2N3	GND				1	- 4.0			
B2	VREFB2N3	IO	LVDS39n		L3	M4		DQ1L17	DQ0L2	DQ1L11
B2	VREFB2N3	IO	LVDS38p			N2			DQ0L3	DQ1L12
B2	VREFB2N3	IO	LVDS38n			N3			DQ0L4	DQ1L13
B2	VREFB2N3	IO				P7				
B2	VREFB2N3	VCCIO2								
B2	VREFB2N3	IO	VREFB2N3		M4	N4				
B2	VREFB2N3	GND								
B2	VREFB2N3	Ю			M5	P6	DM0L	DM1L1/BWS#1L1	DQ0L5	DQ1L14
B2	VREFB2N3	GND								
B2	VREFB2N3	Ю	LVDS37p			P3			DQ0L6	DQ1L15
B2	VREFB2N3	VCCIO2								
B2	VREFB2N3	Ю	LVDS37n			P4			DQ0L7	DQ1L16
B2	VREFB2N3	Ю	LVDS36p		МЗ	P1	DPCLK0/DQS0L	DPCLK0/DQS0L	DPCLK0/DQS0L	DPCLK0/DQS0L
B2	VREFB2N3	Ю	LVDS36n		M2	P2				
B2	VREFB2N3	TDI		TDI	M8	P8				
B2	VREFB2N3	TCK		TCK	M6	P5				
B2	VREFB2N3	TMS		TMS	L8	R7				
B2	VREFB2N3	TDO		TDO	M7	R4				
B2	VREFB2N3	DCLK	DCLK	DCLK	N6	R9				
B2	VREFB2N3	DATA0	DATA0	DATA0	N3	R8				
B2	VREFB2N3	nCE		nCE	N4	R6				
B2	VREFB2N3	CLK0	LVDSCLK0p/input(3)		N2	R2				
B2	VREFB2N3	CLK1	LVDSCLK0n/input(3)		N1	R3				
B2	VREFB2N3	GND								
B2	VREFB2N3	nCONFIG		nCONFIG	N7	R5				
B1	VREFB1N0	CLK2	LVDSCLK1p/input(3)		P2	T2				
B1	VREFB1N0	CLK3	LVDSCLK1n/input(3)		P1	T3				
B1	VREFB1N0	VCCIO1								
B1	VREFB1N0	IO	LVDS35p		P3	T6	DPCLK1/DQS1L	DPCLK1/DQS1L	DPCLK1/DQS1L	DPCLK1/DQS1L
B1	VREFB1N0	IO	LVDS35n		P4	T7				
B1	VREFB1N0	IO	LVDS34p		R2	T4	DQ1L0	DQ3L0		DQ1L17
B1	VREFB1N0	IO	LVDS34n		R3	T5	DQ1L1	DQ3L1	DM0L	DM1L1/BWS#1L1
B1	VREFB1N0	GND								
B1	VREFB1N0	IO	LVDS33p		R4	U1	DQ1L2	DQ3L2		
B1	VREFB1N0	GND								



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B1	VREFB1N0	IO	LVDS33n			U2		1 21 =	1 222	
B1	VREFB1N0	GND	21200011			02				
B1	VREFB1N0	IO	VREFB1N0		R5	U5				
B1	VREFB1N0	IO	LVDS32p		1.0	T9				
B1	VREFB1N0	IO	LVDS32n			T8			DQ1L0	DQ3L0
B1	VREFB1N0	10	LVDS31p		P7	U9	DQ1L3	DQ3L3	DQ1L1	DQ3L1
B1	VREFB1N0	IO	LVDS31n		P6	U8	DQ1L4	DQ3L4	DQ1L2	DQ3L2
B1	VREFB1N0	VCCIO1								
B1	VREFB1N0	IO	LVDS30p		T2	U6	DQ1L5	DQ3L5	DQ1L3	DQ3L3
B1	VREFB1N0	IO	LVDS30n		Т3	U7	DQ1L6	DQ3L6	DQ1L4	DQ3L4
B1	VREFB1N1	IO	LVDS29p			U3				
B1	VREFB1N1	GND								
B1	VREFB1N1	IO	LVDS29n			U4			DQ1L5	DQ3L5
B1	VREFB1N1	GND								
B1	VREFB1N1	IO	LVDS28p		R6	V2	DQ1L7	DQ3L7	DQ1L6	DQ3L6
B1	VREFB1N1	IO	LVDS28n		R7	V3	DQ1L8	DQ3L8	DQ1L7	DQ3L7
B1	VREFB1N1	IO	LVDS27p			W1				
B1	VREFB1N1	IO	LVDS27n			W2				
B1	VREFB1N1	VCCIO1								
B1	VREFB1N1	IO	VREFB1N1		T4	V4				
B1	VREFB1N1	IO	LVDS26p		U2	W3	DM1L/BWS#1L	DM3L0/BWS#3L0		
B1	VREFB1N1	IO	LVDS26n		U1	W4			DQ1L8	DQ3L8
B1	VREFB1N1	IO	LVDS25p		U3	Y1			DM1L/BWS#1L	DM3L0/BWS#3L0
B1	VREFB1N1	IO	LVDS25n		U4	Y2				
B1	VREFB1N1	IO	LVDS24p		V1	Y3				
B1	VREFB1N1	GND								
B1	VREFB1N1	IO	LVDS24n		V2	Y4				
B1	VREFB1N1	IO	LVDS23p		T7	V10				
B1	VREFB1N1	IO	LVDS23n		T6	V9				
B1	VREFB1N1	IO	LVDS22p		V4	V8				
B1	VREFB1N1	IO	LVDS22n		V3	V7				
B1	VREFB1N1	VCCIO1								
B1	VREFB1N1	IO				W5				
B1	VREFB1N1	Ю	LVDS21p		W2	AA1	DQ3L0	DQ3L9		
B1	VREFB1N1	Ю	LVDS21n		W1	AA2	DQ3L1	DQ3L10		
B1	VREFB1N1	Ю	LVDS20p			AA3			DQ3L0	DQ3L9
B1	VREFB1N1	Ю	LVDS20n			AA4				
B1	VREFB1N1	IO	LVDS19p			AB1			DQ3L1	DQ3L10
B1	VREFB1N1	Ю	LVDS19n			AB2				
B1	VREFB1N1	GND								



Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F672	F896		DQS for x16/x18 in	DQS for x8/x9 in	DQS for x16/x18 in
Number	Group	Function		Function			F672	F672	F896	F896
B1	VREFB1N2	Ю	LVDS18p		U6	W9	DQ3L2	DQ3L11	DQ3L2	DQ3L11
B1	VREFB1N2	Ю	LVDS18n		U7	W10	DQ3L3	DQ3L12	DQ3L3	DQ3L12
B1	VREFB1N2	Ю			U5	W6	DQ3L4	DQ3L13	DQ3L4	DQ3L13
B1	VREFB1N2	Ю	LVDS17p		W4	W8	CDPCLK1/DQS3L	CDPCLK1/DQS3L	CDPCLK1/DQS3L	CDPCLK1/DQS3L
B1	VREFB1N2	Ю	LVDS17n		W3	W7				
B1	VREFB1N2	VCCIO1								
B1	VREFB1N2	Ю				Y5			DQ3L5	DQ3L14
B1	VREFB1N2	Ю	LVDS16p		Y2	AC1				
B1	VREFB1N2	Ю	LVDS16n		Y1	AC2	DQ3L5	DQ3L14	DQ3L6	DQ3L15
B1	VREFB1N2	Ю	LVDS15p		V5	AC3	DQ3L6	DQ3L15	DQ3L7	DQ3L16
B1	VREFB1N2	Ю	LVDS15n		V6	AC4	DQ3L7	DQ3L16		
B1	VREFB1N2	Ю	LVDS14p		AA2	AD1	DQ3L8	DQ3L17	DQ3L8	DQ3L17
B1	VREFB1N2	GND								
B1	VREFB1N2	Ю	LVDS14n		AA1	AD2	DM3L/BWS#3L	DM3L1/BWS#3L1	DM3L/BWS#3L	DM3L1/BWS#3L1
B1	VREFB1N2	GND								
B1	VREFB1N2	Ю	LVDS13p			AD3				
B1	VREFB1N2	Ю	LVDS13n			AD4				
B1	VREFB1N2	Ю	LVDS12p			AA5				
B1	VREFB1N2	Ю	LVDS12n			AA6				
B1	VREFB1N2	VCCIO1								
B1	VREFB1N2	Ю	LVDS11p		Y3	Y9				
B1	VREFB1N2	Ю	LVDS11n		Y4	Y10				
B1	VREFB1N2	Ю	VREFB1N2		W6	Y6				
B1	VREFB1N2	Ю	LVDS10p		V7	Y7				
B1	VREFB1N2	Ю	LVDS10n			Y8				
B1	VREFB1N2	Ю	LVDS9p			AE1				
B1	VREFB1N2	GND								
B1	VREFB1N2	Ю	LVDS9n			AE2				
B1	VREFB1N2	GND								
B1	VREFB1N2	Ю				AA7				
B1	VREFB1N3	Ю	LVDS8p		AB2	AB6				
B1	VREFB1N3	Ю	LVDS8n		AB1	AB5				
B1	VREFB1N3	Ю	LVDS7p		AA4	AC6				
B1	VREFB1N3	IO	LVDS7n		AA3	AC5				
B1	VREFB1N3	VCCIO1								
B1	VREFB1N3	IO	LVDS6p		AC2	AF1				
B1	VREFB1N3	IO	LVDS6n		AC1	AF2				
B1	VREFB1N3	Ю	LVDS5p			AG2				
B1	VREFB1N3	IO	LVDS5n			AG3				
B1	VREFB1N3	Ю	LVDS4p			AH1				
							1			



Bank Number	VREFB	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
	Group		LV/DO4=	Function		A110	F0/2	F0/2	F090	F090
B1	VREFB1N3	IO	LVDS4n			AH2				
B1	VREFB1N3	GND	\(\(\mathrea\)							
B1	VREFB1N3	IO	VREFB1N3		AA5	AD5				
B1	VREFB1N3	IO			Y5	AA8				
B1	VREFB1N3	IO	LVDS3p		AD2	AE3				
B1	VREFB1N3	IO	LVDS3n		AD3	AE4				
B1	VREFB1N3	Ю	LVDS2p		AE2	AF3				
B1	VREFB1N3	VCCIO1								
B1	VREFB1N3	Ю	LVDS2n		AE3	AF4				
B1	VREFB1N3	Ю	LVDS1p		AB3	AA9				
B1	VREFB1N3	IO	LVDS1n		AB4	AA10				
B1	VREFB1N3	IO	LVDS0p			AB7				
B1	VREFB1N3	IO	LVDS0n		AC3	AC7				
B1	VREFB1N3	IO	PLL1_OUTp		AA7	AD6				
B1	VREFB1N3	IO	PLL1_OUTn		AA6	AD7				
B1	VREFB1N3	GND								
B1	VREFB1N3	GND_PLL1			W7	AB8				
B1	VREFB1N3	VCCD PLL1			Y7	AB9				
B1	VREFB1N3	GND PLL1			Y6	AC8				
B8	VREFB8N3	VCCA PLL1			AA8	AC9				
B8	VREFB8N3	GNDA PLL1			Y8	AC10				
B8	VREFB8N3	GND								
B8	VREFB8N3	IO	LVDS256n	DEV OE	AE4	AE8				
B8	VREFB8N3	Ю	LVDS256p	_	AF4	AE7	DM1B			
B8	VREFB8N3	IO	LVDS255p		AC5	AG4	DQ1B7			
B8	VREFB8N3	IO	LVDS255n		AC6	AG5	DQ1B6		DM1B	
B8	VREFB8N3	IO	LVDS254p		AD4	AJ2	DQ1B5		DQ1B7	
B8	VREFB8N3	IO	LVDS254n		AD5	AH3	DQ1B4		DQ1B6	
B8	VREFB8N3	VCCIO8								
B8	VREFB8N3	IO	LVDS253p		AE5	AK3	CDPCLK2/DQS1B	CDPCLK2/DQS1B	CDPCLK2/DQS1B	CDPCLK2/DQS1B
B8	VREFB8N3	GND								
B8	VREFB8N3	IO	LVDS253n		AF5	AJ3				
B8	VREFB8N3	IO		1	AD6	AD8	DQ1B3	1		
B8	VREFB8N3	IO	VREFB8N3	1	AD7	AH5		1		
B8	VREFB8N3	GND				7 11 10				
B8	VREFB8N3	IO	LVDS252p			AG6			DQ1B5	
B8	VREFB8N3	IO	LVDS252p LVDS252n			AF7			DQ1B4	
B8	VREFB8N3	IO	LVDS252ff LVDS251p		1	AJ4			ראַ ווי	
<u>во</u> В8	VREFB8N3	IO	LVDS251p LVDS251n		1	AH4			DQ1B3	
B8	VREFB8N3	VCCIO8	LVDSZ3111			АП4			מפואט	-



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B8	VREFB8N3	IO	LVDS250p			AK5		1 41 -	DQ1B2	1 222
B8	VREFB8N3	GND				7 11 10			DQ IDE	
B8	VREFB8N3	IO	LVDS250n			AJ5			DQ1B1	
B8	VREFB8N2	IO	LVDS249p			AG8			DQ1D1	
B8	VREFB8N2	IO	LVDS249n			AF8			DQ1B0	
B8	VREFB8N2	GND								
B8	VREFB8N2	IO	LVDS248p			AH7				
B8	VREFB8N2	IO	LVDS248n			AG7				
B8	VREFB8N2	IO	VREFB8N2		AC7	AF9				
B8	VREFB8N2	VCCIO8								
B8	VREFB8N2	IO	LVDS247p			AK6				
B8	VREFB8N2	GND	·							
B8	VREFB8N2	IO	LVDS247n		Y10	AJ6	DQ1B2			
B8	VREFB8N2	GND								
B8	VREFB8N2	IO			AB8	AD9	DQ1B1			
B8	VREFB8N2	IO	LVDS246p		AC8	AC11	DQ1B0			
B8	VREFB8N2	IO	LVDS246n		AD8	AD10	DM3B/BWS#3B	DM3B1/BWS#3B1		
B8	VREFB8N2	IO	LVDS245p		AE6	AK7	DQ3B8	DQ3B17	DM3B/BWS#3B	DM3B1/BWS#3B1
B8	VREFB8N2	VCCIO8								
B8	VREFB8N2	IO	LVDS245n		AF6	AJ7	DQ3B7	DQ3B16	DQ3B8	DQ3B17
B8	VREFB8N2	GND								
B8	VREFB8N2	IO			AA9	AF10	DQ3B6	DQ3B15	DQ3B7	DQ3B16
B8	VREFB8N2	IO	LVDS244p		AA10	AC12	DQ3B5	DQ3B14	DQ3B6	DQ3B15
B8	VREFB8N2	IO	LVDS244n		AB10	AD11	DQ3B4	DQ3B13	DQ3B5	DQ3B14
B8	VREFB8N2	GND								
B8	VREFB8N2	IO	LVDS243p		AA11		DQ3B3	DQ3B12		
B8	VREFB8N2	IO	LVDS243n		Y11	AE11	DQ3B2	DQ3B11		
B8	VREFB8N2	IO	LVDS242p		AE7	AK8	DQ3B1	DQ3B10		
B8	VREFB8N2	VCCIO8								
B8	VREFB8N2	IO	LVDS242n		AF7	AJ8	DQ3B0	DQ3B9	DQ3B4	DQ3B13
B8	VREFB8N1	GND								
B8	VREFB8N1	IO	LVDS241p			AH9			DQ3B3	DQ3B12
B8	VREFB8N1	IO	LVDS241n			AG9			DQ3B2	DQ3B11
B8	VREFB8N1	GND								
B8	VREFB8N1	IO	LVDS240p			AE12			DQ3B1	DQ3B10
B8	VREFB8N1	IO	LVDS240n			AD12			DQ3B0	DQ3B9
B8	VREFB8N1	IO	LVDS239p		AE8	AH10	DPCLK2/DQS3B	DPCLK2/DQS3B	DPCLK2/DQS3B	DPCLK2/DQS3B
B8	VREFB8N1	IO	LVDS239n		AF8	AG10				
B8	VREFB8N1	VCCIO8								
B8	VREFB8N1	IO	LVDS238p			AK9				DM3B0/BWS#3B0



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B8	VREFB8N1	GND		1 dilotion			1072	1072	1 000	1 000
B8	VREFB8N1	IO	LVDS238n			AJ9				DQ3B8
B8	VREFB8N1	IO	LVDS237p		AC9		DM5B/BWS#5B	DM3B0/BWS#3B0		DQ3B7
B8	VREFB8N1	IO	LVDS237p LVDS237n		ACS	AJ10	DIVISD/DVVS#3D	DIVISBO/BVVS#3B0		DQJB1
B8	VREFB8N1	GND	LVBOZOTII			71010				
B8	VREFB8N1	IO	VREFB8N1		AC10	AF12				
B8	VREFB8N1	IO	VILLIBOITI		7.0.0	AB12				
B8	VREFB8N1	IO	LVDS236p		AE9		DQ5B8	DQ3B8		DQ3B6
B8	VREFB8N1	IO	LVDS236n		AF9		DQ5B7	DQ3B7		DQ3B5
B8	VREFB8N1	VCCIO8	EVBOLOON		7.11 0	7.011	D QOD!	D Q O D I		D Q O D O
B8	VREFB8N1	GND								
B8	VREFB8N1	IO	LVDS235p		AD10	AF13	DQ5B6	DQ3B6		DQ3B4
B8	VREFB8N1	IO	LVDS235n				DQ5B5	DQ3B5		DQ3B3
B8	VREFB8N1	IO	27202000		7.0	AC13	2 4020	2 4020		DQ3B2
B8	VREFB8N1	GND				71010				D Q O D L
B8	VREFB8N0	IO			AB12	AB13	DQ5B2	DQ3B2		DQ3B1
B8	VREFB8N0	IO	LVDS234p		AE10		DQ5B4	DQ3B4		DQ3B0
B8	VREFB8N0	10	LVDS234n		AF10		DQ5B3	DQ3B3		2 4020
B8	VREFB8N0	VCCIO8	272020		7	7.0.2	2 4020	2 4020		
B8	VREFB8N0	IO	LVDS233p		AD11	AK12	DQ5B1	DQ3B1	DM5B/BWS#5B	DM5B1/BWS#5B1
B8	VREFB8N0	GND			,	7	2 402 .	2 402 .	202/2110//02	5622116631
B8	VREFB8N0	10	LVDS233n		AE11	AJ12	DQ5B0	DQ3B0	DQ5B8	DQ5B17
B8	VREFB8N0	Ю				AD14				
B8	VREFB8N0	GND								
B8	VREFB8N0	IO	VREFB8N0		AC12	AG13				
B8	VREFB8N0	IO				AC14				
B8	VREFB8N0	IO	LVDS232p			AG14			DQ5B7	DQ5B16
B8	VREFB8N0	VCCIO8	,							
B8	VREFB8N0	IO	LVDS232n			AF14			DQ5B6	DQ5B15
B8	VREFB8N0	GND								
B8	VREFB8N0	IO	LVDS231p		AA12	AF15	DM4B	DM5B1/BWS#5B1	DQ5B5	DQ5B14
B8	VREFB8N0	IO	LVDS231n		Y12	AE15		DQ5B17	DQ5B4	DQ5B13
B8	VREFB8N0	GND								
B8	VREFB8N0	IO	LVDS230p		AD12	AJ13	DQ4B7	DQ5B16	DQ5B3	DQ5B12
B8	VREFB8N0	IO	LVDS230n		AE12	AH13	DQ4B6	DQ5B15	DQ5B2	DQ5B11
B8	VREFB8N0	VCCIO8								
B8	VREFB8N0	IO	LVDS229p			AK14			DQ5B1	DQ5B10
B8	VREFB8N0	GND	·							
B8	VREFB8N0	IO	LVDS229n			AJ14			DQ5B0	DQ5B9
B8	VREFB8N0	IO	LVDS228p		AE13	AJ15	DPCLK3/DQS5B	DPCLK3/DQS5B	DPCLK3/DQS5B	DPCLK3/DQS5B



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B8	VREFB8N0	GND		Function			F072	F072	F030	F030
<u>во</u> В8	VREFB8N0	IO	LVDS228n		AF13	A LI 1 E				
B8	VREFB8N0	CLK15	LVDSCLK7p/input(3)			AG15				
<u>во</u> В8	VREFB8N0	CLK15 CLK14	LVDSCLK7p/input(3)		AD13					
B7	VREFB7N3	CLK14 CLK13	LVDSCLK/fi/fiput(3)		AF14					
B7	VREFB7N3	CLK13	LVDSCLK6n/input(3)			AC15				
B7	VREFB7N3	IO	LVDS227p				DPCLK4/DQS4B	DPCLK4/DQS4B	DPCLK4/DQS4B	DPCLK4/DQS4B
В7 В7	VREFB7N3	VCCIO7	LVD3227p		AETS	AJTO	DFCLR4/DQ34B	DFCLN4/DQ34B	DFCLR4/DQ34B	DFCLK4/DQ34B
В7 В7	VREFB7N3	10	LVDS227n		AD15	AU16				
в7 В7	VREFB7N3	GND	LVDSZZIII		AD15	АПТО				
		IO			A C 1 1	A E 4 C	DQ4B5	DQ5B14	DM4B	DM5B0/BWS#5B0
B7	VREFB7N3 VREFB7N3	GND			AC 14	AE 16	DQ4B5	DQ3B14	DIVI4B	DINIDRO/RAN2#3R0
B7		IO	LV/DC000m		AA13	AD16	DO4D4	DQ5B13		DOEDO
B7 B7	VREFB7N3 VREFB7N3	10	LVDS226p				DQ4B4			DQ5B8
B7		10	LVDS226n VREFB7N3		Y13 AA14	AG16	DQ4B3	DQ5B12		
	VREFB7N3	IO	VREFB/N3				DO 4D0	DOED44		
B7	VREFB7N3	_	L) (D0005		Y14		DQ4B2	DQ5B11	DO 107	0.0507
B7	VREFB7N3	10	LVDS225p		Y15		DQ4B1	DQ5B10	DQ4B7	DQ5B7
B7	VREFB7N3	10	LVDS225n		AA15	AG17	DQ4B0	DQ5B9	DQ4B6	DQ5B6
B7	VREFB7N3	VCCIO7							DO / D =	20-22-
B7	VREFB7N3	10				AE17			DQ4B5	DQ5B5
B7	VREFB7N3	GND	L) (D0004		A D 4 E	A1447			DO 4D 4	DOED4
B7	VREFB7N3	10	LVDS224p		AB15	AK17			DQ4B4	DQ5B4
B7	VREFB7N3	GND								
B7	VREFB7N3	IO	LVDS224n		AC15		DM2B	DM5B0/BWS#5B0	DQ4B3	DQ5B3
B7	VREFB7N2	IO	LVDS223p			AD17			DQ4B2	DQ5B2
B7	VREFB7N2	IO	LVDS223n			AC17			DQ4B1	DQ5B1
B7	VREFB7N2	Ю	LVDS222p			AJ18			DQ4B0	DQ5B0
B7	VREFB7N2	VCCIO7								
B7	VREFB7N2	IO	LVDS222n			AH18				
B7	VREFB7N2	GND								
B7	VREFB7N2	GND								
B7	VREFB7N2	IO	LVDS221p		AE16			DQ5B8		
B7	VREFB7N2	IO	LVDS221n		AD16		DQ2B7	DQ5B7		
B7	VREFB7N2	Ю	VREFB7N2		AC16					
B7	VREFB7N2	IO	LVDS220p		AF17	AK20	DQ2B6	DQ5B6	DM2B	
B7	VREFB7N2	VCCIO7								
B7	VREFB7N2	IO	LVDS220n		AE17	AJ20	DQ2B5	DQ5B5		
B7	VREFB7N2	GND								
B7	VREFB7N2	IO	LVDS219p			AH19			DQ2B7	
B7	VREFB7N2	GND								



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B7	VREFB7N2	IO	LVDS219n			AG19		1	DQ2B6	1 2 2 2
B7	VREFB7N2	10	LVDS218p		AC17		DQ2B4	DQ5B4	DQ2B5	
B7	VREFB7N2	10	LVDS218n				DQ2B3	DQ5B3	2 4 2 3 0	
B7	VREFB7N2	IO	LVDS217p				DQ2B2	DQ5B2	DQ2B4	
B7	VREFB7N2	IO	LVDS217n		Y16		DQ2B1	DQ5B1	DQ2B3	
B7	VREFB7N2	VCCIO7								
B7	VREFB7N2	IO	LVDS216p		AF18	AK21	DQ2B0	DQ5B0	DQ2B2	
B7	VREFB7N2	GND								
B7	VREFB7N2	IO	LVDS216n		AE18	AJ21			DQ2B1	
B7	VREFB7N2	GND								
B7	VREFB7N2	IO	LVDS215p			AG20			DQ2B0	
B7	VREFB7N2	IO	LVDS215n			AF20				
B7	VREFB7N2	IO	LVDS214p		AF19	AK22	DPCLK5/DQS2B	DPCLK5/DQS2B	DPCLK5/DQS2B	DPCLK5/DQS2B
B7	VREFB7N2	IO	LVDS214n		AE19	AJ22				
B7	VREFB7N1	IO	LVDS213p		AB18	AB18				
B7	VREFB7N1	IO	LVDS213n		AC18	AB19				
B7	VREFB7N1	VCCIO7								
B7	VREFB7N1	GND								
B7	VREFB7N1	GND								
B7	VREFB7N1	IO	LVDS212p			AD19				
B7	VREFB7N1	IO	LVDS212n			AC19				
B7	VREFB7N1	IO	VREFB7N1		AA17	AH20				
B7	VREFB7N1	IO				AE19				
B7	VREFB7N1	IO	LVDS211p			AK23				
B7	VREFB7N1	IO	LVDS211n		AA18	AJ23				
B7	VREFB7N1	VCCIO7								
B7	VREFB7N1	IO	LVDS210p			AK24				
B7	VREFB7N1	GND								
B7	VREFB7N1	IO	LVDS210n			AJ24				
B7	VREFB7N1	GND								
B7	VREFB7N1	IO	LVDS209p		AD19	AF21	DM0B			
B7	VREFB7N1	IO	LVDS209n		AC19	AE20				
B7	VREFB7N1	IO	LVDS208p		AF20	AH22	DQ0B7			
B7	VREFB7N1	IO	LVDS208n		AE20	AG22	DQ0B6			
B7	VREFB7N1	Ю	LVDS207p		AB20	AC20	DQ0B5			
B7	VREFB7N1	Ю	LVDS207n		AC20	AD20	DQ0B4			
B7	VREFB7N0	VCCIO7								
B7	VREFB7N0	IO	LVDS206p		AF21	AK25	DQ0B3			
B7	VREFB7N0	GND								
B7	VREFB7N0	Ю	LVDS206n		AE21	AJ25			DM0B	



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B7	VREFB7N0	GND		T direction			1072	1072	1 000	1 000
B7	VREFB7N0	IO	LVDS205p			AG23				
B7	VREFB7N0	IO	LVDS205p LVDS205n			AF22			DQ0B7	
B7	VREFB7N0	10	LVDS204p			AK26			DQ0B6	
B7	VREFB7N0	10	LVDS204p			AJ26			DQODO	
B7	VREFB7N0	IO	VREFB7N0		Y18	AD22				
B7	VREFB7N0	IO	LVDS203p				DQ0B2			
B7	VREFB7N0	VCCIO7			7 0 120	7 (1 12 1	DGODE			
B7	VREFB7N0	IO	LVDS203n			AG24			DQ0B5	
B7	VREFB7N0	GND	LVBCLCOII			7.021			D Q 0 D 0	
B7	VREFB7N0	GND								
B7	VREFB7N0	IO	LVDS202p			AG25			DQ0B4	
B7	VREFB7N0	IO	LVDS202n			AH26			DQ0B3	
B7	VREFB7N0	IO	LVDS201p			AD21			2 4020	
B7	VREFB7N0	IO	LVDS201n			AC21			DQ0B2	
B7	VREFB7N0	IO	LVDS200p		AF22		DQ0B1		DQ0B1	
B7	VREFB7N0	VCCIO7								
B7	VREFB7N0	IO	LVDS200n		AE22	AJ28	DQ0B0		DQ0B0	
B7	VREFB7N0	GND								
B7	VREFB7N0	IO	LVDS199p		AC21	AF23	CDPCLK3/DQS0B	CDPCLK3/DQS0B	CDPCLK3/DQS0B	CDPCLK3/DQS0B
B7	VREFB7N0	IO	LVDS199n			AF24				
B7	VREFB7N0	VCCIO7								
B7	VREFB7N0	IO	LVDS198p		AD23	AJ27				
B7	VREFB7N0	IO	LVDS198n		AD22	AH27				
B7	VREFB7N0	IO	LVDS197p		AC22	AG27				
B7	VREFB7N0	IO	LVDS197n		AB21	AG26				
B7	VREFB7N0	IO	LVDS196p		AF23	AE23				
B7	VREFB7N0	IO	LVDS196n		AE23	AE24				
B7	VREFB7N0	GND								
B7	VREFB7N0	GNDA_PLL4			Y19	AD23				
B7	VREFB7N0	VCCA_PLL4			AA19	AC22				
B6	VREFB6N3	GND_PLL4			AA21	AA21				
B6	VREFB6N3	VCCD_PLL4			Y20	AB22				
B6	VREFB6N3	GND_PLL4			W20	AA22				
B6	VREFB6N3	GND								
B6	VREFB6N3	IO			AC23	AB23				
B6	VREFB6N3	IO	LVDS195n	INIT_DONE	AE25	AD24				
B6	VREFB6N3	IO	LVDS195p	nCEO	AE24	AD25				
B6	VREFB6N3	IO	LVDS194n		AD25	AC23				
B6	VREFB6N3	IO	LVDS194p		AD24	AC24				



Bank	VREFB	Pin Name /	Optional Function(s)		F672	F896	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	1		F672	F672	F896	F896
B6	VREFB6N3	Ю			AC24					
B6	VREFB6N3	Ю	PLL4_OUTn		V20	AF27				
B6	VREFB6N3	VCCIO6								
B6	VREFB6N3	Ю	PLL4_OUTp		V21	AF28				
B6	VREFB6N3	Ю			Y21	AD26				
B6	VREFB6N3	Ю	VREFB6N3		Y22	AD27				
B6	VREFB6N3	Ю	LVDS193n		W21	AC25				
B6	VREFB6N3	Ю	LVDS193p			AC26				
B6	VREFB6N3	GND								
B6	VREFB6N3	IO	LVDS192n			AG29				
B6	VREFB6N3	IO	LVDS192p			AG28				
B6	VREFB6N2	IO	LVDS191n		AA24	AH29				
B6	VREFB6N2	IO	LVDS191p		AA23	AH28				
B6	VREFB6N2	VCCIO6								
B6	VREFB6N2	Ю	LVDS190n		AB24	AH30				
B6	VREFB6N2	Ю	LVDS190p		AB23	AJ29				
B6	VREFB6N2	Ю	LVDS189n		AC25	AE27				
B6	VREFB6N2	Ю	LVDS189p		AC26	AE28				
B6	VREFB6N2	GND								
B6	VREFB6N2	IO	VREFB6N2		V22	AD28				
B6	VREFB6N2	GND								
B6	VREFB6N2	IO	LVDS188n		AB26	AA24				
B6	VREFB6N2	IO	LVDS188p		AB25	AA23				
B6	VREFB6N2	IO	LVDS187n		Y24	AB25				
B6	VREFB6N2	IO	LVDS187p		Y23	AB26				
B6	VREFB6N2	IO	LVDS186n		AA25	AF29				
B6	VREFB6N2	VCCIO6								
B6	VREFB6N2	Ю	LVDS186p		AA26	AF30				
B6	VREFB6N2	Ю	LVDS185n		Y26	Y24	DM3R/BWS#3R	DM3R1/BWS#3R1	DM3R/BWS#3R	DM3R1/BWS#3R1
B6	VREFB6N2	IO	LVDS185p		Y25	Y23	DQ3R8	DQ3R17	DQ3R8	DQ3R17
B6	VREFB6N2	IO	'		U22	AA25	DQ3R7	DQ3R16		
B6	VREFB6N2	GND								
B6	VREFB6N2	IO	LVDS184n		1	Y22			DQ3R7	DQ3R16
B6	VREFB6N2	IO	LVDS184p		1	Y21				
B6	VREFB6N2	IO	LVDS183n		W24		DQ3R6	DQ3R15	DQ3R6	DQ3R15
B6	VREFB6N2	IO	LVDS183p		W23	AC28	DQ3R5	DQ3R14		
B6	VREFB6N2	IO	LVDS182n	1	1	AE29	87117		DQ3R5	DQ3R14
B6	VREFB6N2	IO	LVDS182p	1	1	AE30				
B6	VREFB6N2	IO	LVDS181n		W25	AD29				
B6	VREFB6N2	VCCIO6	2.2010111		10					



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B6	VREFB6N2	IO	LVDS181p	i unction	W26	AD30	CDPCLK4/DQS3R		CDPCLK4/DQS3R	CDPCLK4/DQS3R
B6	VREFB6N1	10	LVDS181p LVDS180n		VV26 V23	AA26	DQ3R4	DQ3R13	DQ3R4	DQ3R13
		10			V23					
B6 B6	VREFB6N1 VREFB6N1	IO IO	LVDS180p LVDS179n		V24 V25	_	DQ3R3 DQ3R2	DQ3R12 DQ3R11	DQ3R3 DQ3R2	DQ3R12 DQ3R11
		_				W23				
B6	VREFB6N1	10	LVDS179p		V26	W24	DQ3R1	DQ3R10	DQ3R1	DQ3R10
B6	VREFB6N1	GND	11/20470			\/OO			DOODO	DOODO
B6	VREFB6N1	10	LVDS178n			Y26			DQ3R0	DQ3R9
B6	VREFB6N1	10	LVDS178p			Y25				
B6	VREFB6N1	IO				W26				
B6	VREFB6N1	GND								
B6	VREFB6N1	IO	LVDS177n		U21	W22	DQ3R0	DQ3R9		
B6	VREFB6N1	Ю	LVDS177p		U20	W21				
B6	VREFB6N1	IO	LVDS176n			AC29				
B6	VREFB6N1	IO	LVDS176p			AC30			DM1R/BWS#1R	DM3R0/BWS#3R0
B6	VREFB6N1	VCCIO6								
B6	VREFB6N1	IO	LVDS175n		U24	W25			DQ1R8	DQ3R8
B6	VREFB6N1	IO	LVDS175p		U23	V24	DM1R/BWS#1R	DM3R0/BWS#3R0		
B6	VREFB6N1	IO	VREFB6N1		T21	AA28				
B6	VREFB6N1	IO				V22				
B6	VREFB6N1	IO	LVDS174n		U25	AB29	DQ1R8	DQ3R8		
B6	VREFB6N1	GND								
B6	VREFB6N1	IO	LVDS174p		U26	AB30	DQ1R7	DQ3R7		
B6	VREFB6N1	IO			T20	V21	DQ1R6	DQ3R6	DQ1R7	DQ3R7
B6	VREFB6N1	IO	LVDS173n			Y28			DQ1R6	DQ3R6
B6	VREFB6N1	IO	LVDS173p			Y27			DQ1R5	DQ3R5
B6	VREFB6N1	IO	LVDS172n			AA29			DQ1R4	DQ3R4
B6	VREFB6N1	VCCIO6								
B6	VREFB6N1	IO	LVDS172p			AA30				
B6	VREFB6N1	IO	LVDS171n			W27				
B6	VREFB6N1	IO	LVDS171p			W28				
B6	VREFB6N1	IO	LVDS170n		T25	Y29	DQ1R5	DQ3R5		
B6	VREFB6N1	IO	LVDS170p		T24	Y30	DQ1R4	DQ3R4		
B6	VREFB6N0	IO	r			V23				
B6	VREFB6N0	GND								
B6	VREFB6N0	IO	LVDS169n			W29				
B6	VREFB6N0	GND	. =			1			1	
B6	VREFB6N0	IO	LVDS169p			W30			DQ1R3	DQ3R3
B6	VREFB6N0	GND	2.20.000						2 4 .1 10	2 431 10
B6	VREFB6N0	IO	LVDS168n			V28			DQ1R2	DQ3R2
B6	VREFB6N0	10	LVDS168p			V29			Dane	DGUILE
50	41/FL D0140	10	L 4 DO 100P	1		120				



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B6	VREFB6N0	IO	VREFB6N0		T23	V27		1.4.12		1.000
B6	VREFB6N0	IO	VILLI BOITO		120	U25				
B6	VREFB6N0	VCCIO6				020				
B6	VREFB6N0	IO	LVDS167n			U24			DQ1R1	DQ3R1
B6	VREFB6N0	IO	LVDS167p		T22	U23	DQ1R3	DQ3R3	DQ1R0	DQ3R0
B6	VREFB6N0	IO	LVDS166n		1	U29	Danto	D QUI TO	Danto	D QUI TO
B6	VREFB6N0	IO	LVDS166p		R20	U30	DQ1R2	DQ3R2		
B6	VREFB6N0	nSTATUS	2.20.000	nSTATUS	R22	U26	342	2 00.12		
B6	VREFB6N0	GND				020				
B6	VREFB6N0	CONF DONE		CONF DONE	R23	U27				
B6	VREFB6N0	GND								
B6	VREFB6N0	MSEL1		MSEL1	P21	U28				
B6	VREFB6N0	MSEL0		MSEL0	P20	U22				
B6	VREFB6N0	Ю	LVDS165n		R24	T28	DQ1R1	DQ3R1	DM0R	DM1R1/BWS#1R1
B6	VREFB6N0	Ю	LVDS165p		R25	T29	DQ1R0	DQ3R0		DQ1R17
B6	VREFB6N0	VCCIO6	'							
B6	VREFB6N0	Ю	LVDS164n		P24	T27				
B6	VREFB6N0	IO	LVDS164p		P23	T26	DPCLK6/DQS1R	DPCLK6/DQS1R	DPCLK6/DQS1R	DPCLK6/DQS1R
B6	VREFB6N0	CLK7	LVDSCLK3n/input(3)		P26	T25				
B6	VREFB6N0	CLK6	LVDSCLK3p/input(3)		P25	T24				
B5	VREFB5N3	CLK5	LVDSCLK2n/input(3)		N26	R28				
B5	VREFB5N3	CLK4	LVDSCLK2p/input(3)		N25	R29				
B5	VREFB5N3	Ю	LVDS163n		N24	T23				
B5	VREFB5N3	Ю	LVDS163p		N23	T22	DPCLK7/DQS0R	DPCLK7/DQS0R	DPCLK7/DQS0R	DPCLK7/DQS0R
B5	VREFB5N3	Ю			N21	R24				
B5	VREFB5N3	GND								
B5	VREFB5N3	Ю	LVDS162n		M25	R26	DM0R	DM1R1/BWS#1R1	DQ0R7	DQ1R16
B5	VREFB5N3	VCCIO5								
B5	VREFB5N3	Ю	LVDS162p		M24	R27		DQ1R17	DQ0R6	DQ1R15
B5	VREFB5N3	IO	LVDS161n			R23			DQ0R5	DQ1R14
B5	VREFB5N3	Ю	LVDS161p			R22				
B5	VREFB5N3	IO	VREFB5N3		M21	R25				
B5	VREFB5N3	GND								
B5	VREFB5N3	IO	LVDS160n			P29			DQ0R4	DQ1R13
B5	VREFB5N3	GND								
B5	VREFB5N3	IO	LVDS160p		N20	P30	DQ0R7	DQ1R16	DQ0R3	DQ1R12
B5	VREFB5N3	IO	LVDS159n			P28				
B5	VREFB5N3	IO	LVDS159p			P27			DQ0R2	DQ1R11
B5	VREFB5N3	IO	LVDS158n		M20	P26	DQ0R6	DQ1R15	DQ0R1	DQ1R10
B5	VREFB5N3	Ю	LVDS158p		M19	P25	DQ0R5	DQ1R14	DQ0R0	DQ1R9



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B5	VREFB5N3	VCCIO5		T direction		+	1072	1072	1 000	1 000
B5	VREFB5N3	10	LVDS157n		M23	P24	DQ0R4	DQ1R13		
B5	VREFB5N3	10	LVDS157p		M22	P23	DQ0R3	DQ1R12		
B5	VREFB5N3	10	LVDS156n		K26	N28	DQ0R2	DQ1R11		
B5	VREFB5N3	GND	LVBOTOOIT		1120	1420	DQUILE	DQIITI		
B5	VREFB5N3	IO	LVDS156p		K25	N29	DQ0R1	DQ1R10		
B5	VREFB5N2	GND	L v B o 100p		1120	1120	Daore	Dantio		
B5	VREFB5N2	IO	LVDS155n			N25				
B5	VREFB5N2	10	LVDS155p			N24				
B5	VREFB5N2	10	LVDS154n			M29				
B5	VREFB5N2	10	LVDS154p			M30				
B5	VREFB5N2	10	2.20.0.6		L19	P22	DQ0R0	DQ1R9		DM1R0/BWS#1R0
B5	VREFB5N2	IO	LVDS153n		L25	N22	2 40.10	240		DQ1R8
B5	VREFB5N2	IO	LVDS153p		L24	N21				DQ1R7
B5	VREFB5N2	VCCIO5								
B5	VREFB5N2	IO	VREFB5N2		L23	M28				
B5	VREFB5N2	IO	LVDS152n		J26	L29				
B5	VREFB5N2	GND								
B5	VREFB5N2	IO	LVDS152p		J25	L30				DQ1R6
B5	VREFB5N2	GND	'							
B5	VREFB5N2	IO	LVDS151n		L20	K29				DQ1R5
B5	VREFB5N2	IO	LVDS151p		L21	K30				
B5	VREFB5N2	IO	LVDS150n		K24	L28	DM2R	DM1R0/BWS#1R0	DM2R	DQ1R4
B5	VREFB5N2	IO	LVDS150p		K23	L27		DQ1R8		DQ1R3
B5	VREFB5N2	IO			K21	M26	DQ2R7	DQ1R7	DQ2R7	DQ1R2
B5	VREFB5N2	IO			K19	M27	DQ2R6	DQ1R6	DQ2R6	DQ1R1
B5	VREFB5N2	IO	LVDS149n		H26	J29	DQ2R5	DQ1R5	DQ2R5	DQ1R0
B5	VREFB5N2	VCCIO5								
B5	VREFB5N2	IO	LVDS149p		H25	J30	DQ2R4	DQ1R4	DQ2R4	
B5	VREFB5N2	IO	LVDS148n			M21				
B5	VREFB5N2	IO	LVDS148p			M22				
B5	VREFB5N2	GND								
B5	VREFB5N2	IO	LVDS147n		J24	M23	DQ2R3	DQ1R3	DQ2R3	
B5	VREFB5N2	Ю	LVDS147p		J23	N23	DQ2R2	DQ1R2	DQ2R2	
B5	VREFB5N2	Ю	LVDS146n		H24	K27	DQ2R1	DQ1R1	DQ2R1	
B5	VREFB5N2	Ю	LVDS146p		H23	K28	DQ2R0	DQ1R0	DQ2R0	
B5	VREFB5N1	Ю	LVDS145n		G26	M25				
B5	VREFB5N1	Ю	LVDS145p		G25	M24	CDPCLK5/DQS2R	CDPCLK5/DQS2R	CDPCLK5/DQS2R	CDPCLK5/DQS2R
B5	VREFB5N1	Ю			K22	L26				
B5	VREFB5N1	VCCIO5								



Bank	VREFB	Pin Name /	Optional Function(s)		F672	F896		DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function	<u> </u>	Function			F672	F672	F896	F896
B5	VREFB5N1	IO	LVDS144n		G24	L22				
B5	VREFB5N1	IO	LVDS144p		G23	L21				
B5	VREFB5N1	Ю				K26				
B5	VREFB5N1	GND								
B5	VREFB5N1	IO	LVDS143n		F26	H29				
B5	VREFB5N1	GND								
B5	VREFB5N1	Ю	LVDS143p		F25	H30				
B5	VREFB5N1	Ю				K23				
B5	VREFB5N1	IO	LVDS142n		J20	L24				
B5	VREFB5N1	IO	LVDS142p		J21	L25				
B5	VREFB5N1	IO	LVDS141n		F23	G29				
B5	VREFB5N1	IO	LVDS141p		F24	G30				
B5	VREFB5N1	VCCIO5								
B5	VREFB5N1	IO	VREFB5N1		J22	J26				
B5	VREFB5N1	IO	LVDS140n			K24				
B5	VREFB5N1	IO	LVDS140p			K25				
B5	VREFB5N1	Ю	LVDS139n		E25	F29				
B5	VREFB5N1	IO	LVDS139p		E26	F30				
B5	VREFB5N1	GND	·							
B5	VREFB5N1	IO				H26				
B5	VREFB5N1	IO	LVDS138n		D25	H27				
B5	VREFB5N1	IO	LVDS138p		D26	H28				
B5	VREFB5N1	IO	LVDS137n			G27				
B5	VREFB5N1	IO	LVDS137p			G28				
B5	VREFB5N1	IO	LVDS136n		C24	E29				
B5	VREFB5N1	IO	LVDS136p		C25	E30				
B5	VREFB5N1	VCCIO5								
B5	VREFB5N0	IO	LVDS135n			C30				
B5	VREFB5N0	IO	LVDS135p			C29				
B5	VREFB5N0	IO	LVDS134n		B25	D29				
B5	VREFB5N0	IO	LVDS134p		B24	D28				
B5	VREFB5N0	IO				F27				
B5	VREFB5N0	GND			1	† <del></del>				
B5	VREFB5N0	IO	LVDS133n		E24	E28				
B5	VREFB5N0	IO	LVDS133p		E23	E27				
B5	VREFB5N0	IO	LVDS132n			J25				
B5	VREFB5N0	IO	LVDS132p			J24				+
B5	VREFB5N0	10	VREFB5N0		H21	F28				
B5	VREFB5N0	VCCIO5	VIXEL DOING		1121	1 20				
B5		IO	LVDS131n		G22	G25				
R2	VREFB5N0	IU	LVDS131n		G22	G25	1			1



Bank	VREFB	Pin Name /	Optional Function(s)		F672	F896	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function			F672	F672	F896	F896
B5	VREFB5N0	Ю	LVDS131p		G21	G26				
B5	VREFB5N0	Ю	LVDS130n		D23	H25				
B5	VREFB5N0	Ю	LVDS130p		E22	H24				
B5	VREFB5N0	Ю	PLL2_OUTp		F21	G24				
B5	VREFB5N0	Ю	PLL2_OUTn		F20	H23				
B5	VREFB5N0	GND								
B5	VREFB5N0	GND_PLL2			G20	K22				
B5	VREFB5N0	VCCD_PLL2			H20	J22				
B5	VREFB5N0	GND_PLL2			E21	K21				
B4	VREFB4N0	VCCA_PLL2			G19	H22				
B4	VREFB4N0	GNDA_PLL2			F19	G23				
B4	VREFB4N0	GND								
B4	VREFB4N0	Ю	LVDS129n		C23	F23				
B4	VREFB4N0	Ю	LVDS129p		C22	G22				
B4	VREFB4N0	Ю	LVDS128n		C21	E24				
B4	VREFB4N0	IO	LVDS128p		D21	F24				
B4	VREFB4N0	IO	LVDS127n		B23	C28				
B4	VREFB4N0	IO	LVDS127p		A23	B29				
B4	VREFB4N0	VCCIO4	·							
B4	VREFB4N0	IO	LVDS126n		A22	D26				
B4	VREFB4N0	IO	LVDS126p		B22	D27	CDPCLK6/DQS0T	CDPCLK6/DQS0T	CDPCLK6/DQS0T	CDPCLK6/DQS0T
B4	VREFB4N0	GND	F							
B4	VREFB4N0	Ю	LVDS125n		B21	B28	DQ0T0		DQ0T0	
B4	VREFB4N0	VCCIO4								
B4	VREFB4N0	IO	LVDS125p		A21	A28	DQ0T1		DQ0T1	
B4	VREFB4N0	IO	LVDS124n			C27			DQ0T2	
B4	VREFB4N0	IO	LVDS124p			B27			DQ0T3	
B4	VREFB4N0	IO	LVDS123n			G21			DQ0T4	
B4	VREFB4N0	IO	LVDS123p			H21			DQ0T5	
B4	VREFB4N0	GND				T		1	1	
B4	VREFB4N0	GND								
B4	VREFB4N0	IO	LVDS122n			B26			DQ0T6	
B4	VREFB4N0	VCCIO4				1				
B4	VREFB4N0	IO	LVDS122p		D20	A26	DQ0T2			
B4	VREFB4N0	IO	VREFB4N0		E20	C26		1		
B4	VREFB4N0	IO	LVDS121n			E23				
B4	VREFB4N0	10	LVDS121p			E22			DQ0T7	
B4	VREFB4N0	IO	LVDS120n		1	D25			DMOT	
B4	VREFB4N0	10	LVDS120p		1	D23			DIVIOT	
B4	VREFB4N0	GND	L V DO 120p			D24				



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B4	VREFB4N0	IO	LVDS119n		B20	B25		1 41 -		1 2 2 2
B4	VREFB4N0	GND	2.20			220				
B4	VREFB4N0	10	LVDS119p		A20	A25	DQ0T3			
B4	VREFB4N0	VCCIO4	2.200p		0	7.20	2 40.0			
B4	VREFB4N1	IO	LVDS118n		C19	G20	DQ0T4			
B4	VREFB4N1	IO	LVDS118p		D19	H20	DQ0T5			
B4	VREFB4N1	IO	LVDS117n		B19	B24	DQ0T6			
B4	VREFB4N1	IO	LVDS117p		A19	A24	DQ0T7			
B4	VREFB4N1	IO	LVDS116n		E18	D23				
B4	VREFB4N1	IO	LVDS116p		D18	C24	DM0T			
B4	VREFB4N1	GND								
B4	VREFB4N1	IO	LVDS115n			B23				
B4	VREFB4N1	GND								
B4	VREFB4N1	IO	LVDS115p			A23				
B4	VREFB4N1	VCCIO4								
B4	VREFB4N1	IO	LVDS114n		G18	D22				
B4	VREFB4N1	IO	LVDS114p			C22				
B4	VREFB4N1	IO				G19				
B4	VREFB4N1	IO	VREFB4N1		F18	C21				
B4	VREFB4N1	IO	LVDS113n			J19				
B4	VREFB4N1	IO	LVDS113p			H19				
B4	VREFB4N1	GND								
B4	VREFB4N1	GND								
B4	VREFB4N1	VCCIO4								
B4	VREFB4N1	IO	LVDS112n		F17	E21				
B4	VREFB4N1	IO	LVDS112p		G17	D21				
B4	VREFB4N2	IO	LVDS111n		D17	B22				
B4	VREFB4N2	IO	LVDS111p		C17	A22	DPCLK8/DQS2T	DPCLK8/DQS2T	DPCLK8/DQS2T	DPCLK8/DQS2T
B4	VREFB4N2	IO	LVDS110n			F20				
B4	VREFB4N2	IO	LVDS110p			E20			DQ2T0	
B4	VREFB4N2	GND								
B4	VREFB4N2	IO	LVDS109n		B18	B21			DQ2T1	
B4	VREFB4N2	GND								
B4	VREFB4N2	IO	LVDS109p		A18	A21	DQ2T0	DQ5T0	DQ2T2	
B4	VREFB4N2	VCCIO4								
B4	VREFB4N2	Ю	LVDS108n		G16	F19	DQ2T1	DQ5T1	DQ2T3	
B4	VREFB4N2	Ю	LVDS108p		F16	E19	DQ2T2	DQ5T2	DQ2T4	
B4	VREFB4N2	IO	LVDS107n		F15	H18	DQ2T3	DQ5T3		
B4	VREFB4N2	IO	LVDS107p		G15	J18	DQ2T4	DQ5T4	DQ2T5	
B4	VREFB4N2	IO	LVDS106n			D19			DQ2T6	



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B4	VREFB4N2	GND		- unouon			1012	1012	. 555	1.000
B4	VREFB4N2	IO	LVDS106p			C19			DQ2T7	
B4	VREFB4N2	GND	LVDO100p			013			DQZ17	
B4	VREFB4N2	IO	LVDS105n		B17	B20	DQ2T5	DQ5T5		
B4	VREFB4N2	VCCIO4	272010011		J	520	Dazio	Daoio		
B4	VREFB4N2	IO	LVDS105p		A17	A20	DQ2T6	DQ5T6	DM2T	
B4	VREFB4N2	IO	VREFB4N2		D16	D18	DGETO	DQ010	DIVIET	
B4	VREFB4N2	IO	LVDS104n		E15	G18	DQ2T7	DQ5T7		
B4	VREFB4N2	IO	LVDS104p		D15	F18	DGETT	DQ5T8		
B4	VREFB4N2	GND	L V D O 10-10		D 10	1 10		DQ010		
B4	VREFB4N2	GND								
B4	VREFB4N2	IO	LVDS103n			B19				
B4	VREFB4N2	VCCIO4	E V DO 10011			D10				
B4	VREFB4N2	IO	LVDS103p			A19			DQ4T0	DQ5T0
B4	VREFB4N2	IO	LVDS102n			C18			DQ4T1	DQ5T1
B4	VREFB4N2	IO	LVDS102p			B18			DQ4T2	DQ5T2
B4	VREFB4N3	IO	LVDS101n		C16	B17	DM2T	DM5T0/BWS#5T0	DQ4T3	DQ5T3
B4	VREFB4N3	GND	LVBOTOTII		010	517	DIVIZI	DIVIOTO/BVVO#010	DQTIO	DQ010
B4	VREFB4N3	IO	LVDS101p		B16	A17	DQ4T0	DQ5T9	DQ4T4	DQ5T4
B4	VREFB4N3	GND	24201019		D.0	7 ( ) 7	Dano	D Q010	DQTTT	D Q O I I
B4	VREFB4N3	IO				E17			DQ4T5	DQ5T5
B4	VREFB4N3	VCCIO4							Dano	D Q010
B4	VREFB4N3	IO	LVDS100n		B15	G17	DQ4T1	DQ5T10	DQ4T6	DQ5T6
B4	VREFB4N3	10	LVDS100p		C15	H17	DQ4T2	DQ5T11	DQ4T7	DQ5T7
B4	VREFB4N3	10	2.20.000		G13	D17	DQ4T3	DQ5T12	24	24011
B4	VREFB4N3	IO	VREFB4N3		F13	C17	24	2 401.12		
B4	VREFB4N3	10	LVDS99n		G14	G16	DQ4T4	DQ5T13		
B4	VREFB4N3	IO	LVDS99p		F14	F16	DQ4T5	DQ5T14		DQ5T8
B4	VREFB4N3	GND				1				
B4	VREFB4N3	IO			D14	H16	DQ4T6	DQ5T15	DM4T	DM5T0/BWS#5T0
B4	VREFB4N3	GND								
B4	VREFB4N3	IO	LVDS98n		A14	C16				
B4	VREFB4N3	VCCIO4								
B4	VREFB4N3	IO	LVDS98p		B14	B16	DPCLK9/DQS4T	DPCLK9/DQS4T	DPCLK9/DQS4T	DPCLK9/DQS4T
B4	VREFB4N3	CLK8	LVDSCLK4n/input(3)		B13	E16				
B4	VREFB4N3	CLK9	LVDSCLK4p/input(3)		A13	D16				
B3	VREFB3N0	CLK10	LVDSCLK5n/input(3)		C13	G15				
B3	VREFB3N0	CLK11	LVDSCLK5p/input(3)		D13	H15				
B3	VREFB3N0	IO	LVDS97n		B12	C15				
B3	VREFB3N0	GND			<u> </u>	Ť	1			



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B3	VREFB3N0	IO	LVDS97p	Tunotion	C12	B15	DPCLK10/DQS5T	DPCLK10/DQS5T	DPCLK10/DQS5T	DPCLK10/DQS5T
B3	VREFB3N0	10	LVDS96n		012	E15	DI OLIVIO/DQOST	DI OLIVIO/DQOST	DQ5T0	DQ5T9
B3	VREFB3N0	GND	LVBOOON			L 10			DQUIU	DQUIU
B3	VREFB3N0	10	LVDS96p			D15			DQ5T1	DQ5T10
B3	VREFB3N0	VCCIO3	говор			D 10			Daoii	Bactio
B3	VREFB3N0	10	LVDS95n		B11	B14	DQ4T7	DQ5T16	DQ5T2	DQ5T11
B3	VREFB3N0	IO	LVDS95p		C11	A14	24	DQ5T17	DQ5T3	DQ5T12
B3	VREFB3N0	GND	2.2000					2 40111	2 40.0	2 40 2
B3	VREFB3N0	10	LVDS94n		G12	E14	DM4T	DM5T1/BWS#5T1	DQ5T4	DQ5T13
B3	VREFB3N0	10	LVDS94p		F12	D14	DQ5T0	DQ3T0	DQ5T5	DQ5T14
B3	VREFB3N0	GND			i	J	Daoio	DQ010	D Q 0 1 0	DGOTTI
B3	VREFB3N0	IO	LVDS93n			C13			DQ5T6	DQ5T15
B3	VREFB3N0	VCCIO3	24200011			0.0			D Q 0 1 0	Daorio
B3	VREFB3N0	10	LVDS93p			B13			DQ5T7	DQ5T16
B3	VREFB3N0	IO	2.2000			H14			DQ5T8	DQ5T17
B3	VREFB3N0	10	VREFB3N0		D11	C14			2 40.0	240
B3	VREFB3N0	GND								
B3	VREFB3N0	10				G14			DM5T/BWS#5T	DM5T1/BWS#5T1
B3	VREFB3N0	10	LVDS92n		D12	B12	DQ5T1	DQ3T1	2	2
B3	VREFB3N0	GND								
B3	VREFB3N0	IO	LVDS92p		E12	A12	DQ5T2	DQ3T2		
B3	VREFB3N0	VCCIO3				1				
B3	VREFB3N0	IO	LVDS91n		A10	E13	DQ5T4	DQ3T4		DQ3T0
B3	VREFB3N0	IO	LVDS91p		B10	F13	DQ5T5	DQ3T5		DQ3T1
B3	VREFB3N0	IO	·		G11	J13	DQ5T3	DQ3T3		
B3	VREFB3N1	GND								
B3	VREFB3N1	IO				G13				DQ3T2
B3	VREFB3N1	IO	LVDS90n		D10	D12	DQ5T6	DQ3T6		DQ3T3
B3	VREFB3N1	IO	LVDS90p		C10	C12	DQ5T7	DQ3T7		DQ3T4
B3	VREFB3N1	GND	·							
B3	VREFB3N1	VCCIO3								
B3	VREFB3N1	IO	LVDS89n		A9	B11	DQ5T8	DQ3T8		DQ3T5
B3	VREFB3N1	IO	LVDS89p		В9	A11	DM5T/BWS#5T	DM3T0/BWS#3T0		DQ3T6
B3	VREFB3N1	IO	·			H13				
B3	VREFB3N1	IO	VREFB3N1		E10	D13				
B3	VREFB3N1	GND								
B3	VREFB3N1	IO	LVDS88n			E12				
B3	VREFB3N1	IO	LVDS88p		F11	F12	DQ3T0	DQ3T9		DQ3T7
B3	VREFB3N1	IO	LVDS87n			B10				DQ3T8
B3	VREFB3N1	GND								



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B3	VREFB3N1	IO	LVDS87p			A10				DM3T0/BWS#3T0
B3	VREFB3N1	VCCIO3				1				
B3	VREFB3N1	IO	LVDS86n		A8	В9				
B3	VREFB3N1	IO	LVDS86p		B8	A9	DPCLK11/DQS3T	DPCLK11/DQS3T	DPCLK11/DQS3T	DPCLK11/DQS3T
B3	VREFB3N1	IO	LVDS85n			F11				
B3	VREFB3N1	IO	LVDS85p			E11			DQ3T0	DQ3T9
B3	VREFB3N1	GND	·							
B3	VREFB3N1	IO	LVDS84n			G12			DQ3T1	DQ3T10
B3	VREFB3N1	IO	LVDS84p			H12			DQ3T2	DQ3T11
B3	VREFB3N1	GND	·							
B3	VREFB3N2	IO	LVDS83n		C9	D10	DQ3T1	DQ3T10	DQ3T3	DQ3T12
B3	VREFB3N2	VCCIO3								
B3	VREFB3N2	IO	LVDS83p		D9	C10	DQ3T2	DQ3T11	DQ3T4	DQ3T13
B3	VREFB3N2	IO	LVDS82n		G10	J12	DQ3T3	DQ3T12	DQ3T5	DQ3T14
B3	VREFB3N2	IO	LVDS82p		F10	H11	DQ3T4	DQ3T13	DQ3T6	DQ3T15
B3	VREFB3N2	GND								
B3	VREFB3N2	IO	LVDS81n		C8	C9	DQ3T5	DQ3T14	DQ3T7	DQ3T16
B3	VREFB3N2	IO	LVDS81p		D8	D9	DQ3T6	DQ3T15	DQ3T8	DQ3T17
B3	VREFB3N2	IO	LVDS80n		A7	B8	DQ3T7	DQ3T16		
B3	VREFB3N2	GND								
B3	VREFB3N2	IO	LVDS80p		B7	A8	DQ3T8	DQ3T17	DM3T/BWS#3T	DM3T1/BWS#3T1
B3	VREFB3N2	VCCIO3								
B3	VREFB3N2	IO			D6	E10	DM3T/BWS#3T	DM3T1/BWS#3T1		
B3	VREFB3N2	IO	LVDS79n		C7	D8	DQ1T0			
B3	VREFB3N2	IO	LVDS79p		D7	E9	DQ1T1			
B3	VREFB3N2	IO			F9	G11	DQ1T2			
B3	VREFB3N2	GND								
B3	VREFB3N2	IO	LVDS78n		G9	B7	DQ1T3			
B3	VREFB3N2	GND								
B3	VREFB3N2	IO	LVDS78p			A7				
B3	VREFB3N2	VCCIO3								
B3	VREFB3N2	Ю	VREFB3N2		E8	C7				
B3	VREFB3N2	Ю	LVDS77n			B6				
B3	VREFB3N2	Ю	LVDS77p			A6				
B3	VREFB3N2	GND								
B3	VREFB3N2	Ю	LVDS76n			D7				
B3	VREFB3N2	Ю	LVDS76p			D6			DQ1T0	
B3	VREFB3N3	Ю	LVDS75n			B5			DQ1T1	
B3	VREFB3N3	GND								
B3	VREFB3N3	IO	LVDS75p			A5			DQ1T2	



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672	DQS for x16/x18 in F672	DQS for x8/x9 in F896	DQS for x16/x18 in F896
B3	VREFB3N3	VCCIO3		Tunotion		-	1072	TOTE	1 000	1 000
B3	VREFB3N3	IO	LVDS74n			C4			DQ1T3	
B3	VREFB3N3	IO	LVDS74p			B4			DQ1T4	
B3	VREFB3N3	IO	LVDS74p LVDS73n			H10			DQ1T5	
B3	VREFB3N3	IO	LVDS73p			G10			Dario	
B3	VREFB3N3	GND	LVBOTOP			0.10				
B3	VREFB3N3	IO	VREFB3N3		D5	C5				
B3	VREFB3N3	IO	VILLIBOITO		C4	G9	DQ1T4			
B3	VREFB3N3	IO	LVDS72n		A6	B3	Dann			
B3	VREFB3N3	GND	EVBOYEN		, .0					
B3	VREFB3N3	10	LVDS72p		B6	A3	CDPCLK7/DQS1T	CDPCLK7/DQS1T	CDPCLK7/DQS1T	CDPCLK7/DQS1T
B3	VREFB3N3	VCCIO3	2.20.20			7.0	02. 02.1.72 00.1.	05. 02.0.75 00.1	02. 02.1.72 00.1.	05. 02.0.75 00.1
B3	VREFB3N3	IO	LVDS71n		B5	E8	DQ1T5		DQ1T6	
B3	VREFB3N3	IO	LVDS71p		A5	F8	DQ1T6		DQ1T7	
B3	VREFB3N3	IO	LVDS70n		B4	E7	DQ1T7		DM1T	
B3	VREFB3N3	IO	LVDS70p		A4	F7	DM1T			
B3	VREFB3N3	Ю	LVDS69p		C6	D5				
B3	VREFB3N3	IO	LVDS69n	DEV_CLRn	C5	D4				
B3	VREFB3N3	GND		_						
B3	VREFB3N3	GNDA_PLL3			F8	G8				
B3	VREFB3N3	VCCA_PLL3			G8	H9				
		VCCINT			H10	AA13				
		VCCINT			H11	AA14				
		VCCINT			H15	AA17				
		VCCINT			H16	AA18				
		VCCINT			H17	K13				
		VCCINT			H19	K14				
		VCCINT			J9	K17				
		VCCINT			J18	K18				
		VCCINT			K9	L13				
		VCCINT			K10	L14				
		VCCINT			K11	L15				
		VCCINT			K12	L16				
		VCCINT			K13	L17				
		VCCINT			K14	L18				
		VCCINT			K15	L19				
		VCCINT			K18	M12				
		VCCINT			L9	M13				
		VCCINT			L11	M14				
		VCCINT			L16	M15				



Bank	VREFB	Pin Name /	Optional Function(s)		F672	F896	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function			F672	F672	F896	F896
		VCCINT			L17	M17				
		VCCINT			L18	M18				
		VCCINT			M10	M19				
		VCCINT			M11	N11				
		VCCINT			M16	N12				
		VCCINT			M17	N19				
		VCCINT			N10	N20				
		VCCINT			N17	P11				
		VCCINT			P10	P12				
		VCCINT			P17	P19				
		VCCINT			R8	P20				
		VCCINT			R10	R12				
		VCCINT			R11	R19				
		VCCINT			R16	T12				
		VCCINT			R19	T19				
		VCCINT			T8	U11				
		VCCINT			T9	U12				
		VCCINT			T11	U19				
		VCCINT			T16	U20				
		VCCINT			T18	V11				
		VCCINT			T19	V12				
		VCCINT			U9	V19				
		VCCINT			U11	V20				
		VCCINT			U13	W12				
		VCCINT			U14	W13				
		VCCINT			U15	W14				
		VCCINT			U16	W16				
		VCCINT			U18	W17				
		VCCINT			V9	W18				
		VCCINT			V10	W19				
		VCCINT			V16	Y12				
		VCCINT			V18	Y13				
		VCCINT			W10	Y14				
		VCCINT			W11	Y15				
		VCCINT				Y16				
		VCCINT			W16	Y17				
		VCCINT			W17	Y18				
		VCCIO2			C1	D1				
		VCCIO2			F5	F5				
		VCCIO2	1		L1	J3			1	



Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F672	F896	DQS for x8/x9 in	DQS for x16/x18 in	DQS for x8/x9 in	DQS for x16/x18 in
Number	Group	Function		Function			F672	F672	F896	F896
		VCCIO2			M9	L11				
		VCCIO2				N5				
		VCCIO2			N5	R1				
		VCCIO2				R10				
		VCCIO1			AB5	AB3				
		VCCIO1			AD1	AE5				
		VCCIO1			P5	AG1				
		VCCIO1			R9	T1				
		VCCIO1			T1	T10				
		VCCIO1				V5				
		VCCIO1			V8	Y11				
		VCCIO8			AB6	AB11				
		VCCIO8			AB9	AB15				
		VCCIO8				AE10				
		VCCIO8			AB13	AF6				
		VCCIO8			AF3	AF13				
		VCCIO8				AH8				
		VCCIO8			AF11	AH11				
		VCCIO8			V12	AK4				
		VCCIO8			W9	AK15				
		VCCIO7			AB14	AB16				
		VCCIO7				AB20				
		VCCIO7			AB22					
		VCCIO7			AD20	AF19				
		VCCIO7			AF16	AF25				
		VCCIO7			AF24					
		VCCIO7			V15	AH23				
		VCCIO7				AK16				
		VCCIO7			W18	AK27				
		VCCIO6				AB28				
		VCCIO6			AD26	AE26				
		VCCIO6				AG30				
		VCCIO6			P22	T21				
		VCCIO6			R18	T30				
		VCCIO6			T26	V26				
		VCCIO6			V19	Y20				
		VCCIO5			C26	D30				
		VCCIO5				F26				
		VCCIO5			F22	J23				
		VCCIO5			J19	J28				



Bank	VREFB	Pin Name /	Optional Function(s)		F672	F896				DQS for x16/x18 in F896
Number	Group	Function		Function			F672	F672	F896	F896
		VCCIO5			L26	L20				
		VCCIO5			M18	N27				
		VCCIO5				R21				
		VCCIO5			N22	R30				
		VCCIO4			A16	A16				
		VCCIO4				A27				
		VCCIO4			A24	C20				
		VCCIO4			C20	C23				
		VCCIO4			D22	E18				
		VCCIO4			E14	E25				
		VCCIO4			E17	F21				
		VCCIO4			H18	J16				
		VCCIO4			J15	J20				
		VCCIO3			А3	A4				
		VCCIO3			A11	A15				
		VCCIO3			E6	C8				
		VCCIO3				C11				
		VCCIO3			E9	E6				
		VCCIO3			E13	F10				
		VCCIO3				F15				
		VCCIO3			H9	J11				
		VCCIO3			J12	J15				
		GND			H8	AA11				
		GND			H12	AA12				
		GND			J10	AA15				
		GND			J11	AA16				
		GND			J13	AA19				
		GND			J14	AA20				
		GND			J16	K11				
		GND			J17	K12				
		GND			K16	K15				
		GND			K17	K16				
		GND			L10	K19				
		GND			L12	K20				
		GND			L13	L12		+		
		GND			L14	M16				
		GND			L15	N13				
		GND		+	M12	N14				
		GND			M13	N15				
		GND				N16				



Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F672	F896	DQS for x8/x9 in	DQS for x16/x18 in	DQS for x8/x9 in	DQS for x16/x18 in
Number	Group	Function		Function			F672	F672	F896	F896
		GND				N17				
		GND			N9	N18				
		GND			N11	P13				
		GND			N12	P14				
		GND			N13	P15				
		GND			N14	P16				
		GND			N15	P17				
		GND			N16	P18				
		GND			N18	R11				
		GND			P9	R13				
		GND			P11	R14				
		GND			P12	R15				
		GND			P13	R16				
		GND			P14	R17				
		GND			P15	R18				
		GND			P16	R20				
		GND			P18	T11				
		GND			R12	T13				
		GND			R13	T14				
		GND			R14	T15				
		GND			R15	T16				
		GND			R17	T17				
		GND			T10	T18				
		GND			T12	T20				
		GND			T13	U13				
		GND			T14	U14				
		GND			T15	U15				
		GND			T17	U16				
		GND			U10	U17				
		GND			U12	U18				
		GND			U17	V13				
		GND			V11	V14				
		GND			V13	V15				
		GND			V14	V16				
		GND			V17	V17				
		GND			W8	V18				
		GND			W12	W15				
		GND			W19	Y19				
		GND			A2	A2				
		GND				A13				



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F672	F896	DQS for x8/x9 in F672		DQS for x8/x9 in F896	DQS for x16/x18 in F896
Number	Group	GND		i unction	A15	A18	1072	1072	1 030	1 030
	_	GND			A15	A18				
	_	GND			A25	AB4				
	_	GND			AB7	AB4 AB10				
	_	GND			AD/	AB14				
		GND			A D 1 1	AB17				
		GND			AB16					
		GND			AB19					
		GND			AC4	AE6				
		GND			AC4	AE9				
		GND			AD9	AE14				
		GND			AD14					
		GND				AE22				
		GND			AE1	AE25				
		GND			ALI	AF5				
		GND			AE26					
		GND			AF2	AG11				
		GND			A1 2	AG21				
		GND			AF12					
		GND				AH25				
		GND			AF25					
		GND			B1	AJ30				
		GND			B26	AK2				
		GND			C14	AK13				
		GND			C18	AK18				
		GND			D4	AK29				
		GND			D24	B1				
		GND			E7	B30				
		GND			L1	C6				
		GND			E11	C25				
		GND			E16	D11				
		GND			E19	D20				
		GND			H5	E5				
		GND			H13	E26				
		GND			.113	E26 F6				
		GND			H14	F9				
		GND			H22	F14				
		GND			K20	F17				
	+	GND		+	NZU	F22				
		GND			L5	F25				



Notes (1), (2)

Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F672	F896	DQS for x8/x9 in	DQS for x16/x18 in	DQS for x8/x9 in	DQS for x16/x18 in
Number	Group	Function		Function			F672		F896	F896
		GND			L22	J4				
		GND			M1	J10				
		GND				J14				
		GND			M26	J17				
		GND			N8	J21				
		GND			N19	J27				
		GND				L23				
		GND			P8	M11				
		GND			P19	M20				
		GND			R1	N1				
		GND			R21	N6				
		GND			R26	N26				
		GND			T5	N30				
		GND			U8	P10				
		GND			U19	P21				
		GND			W5	U10				
		GND			W13	U21				
		GND				V1				
		GND			W14	V6				
		GND			W22	V25				
		GND				V30				
		GND			Y9	W11				
		GND			Y17	W20				

#### Notes:

- (1) The optional functions (e.g. LVDS, DDR) are not available for some pins in certain packages.

  For example, for the EP2C8 device, the LVDS70 pair is available for the Q208 and F256 packages, but not for the T144 package.
- (2) The DQS0T, DQS1T, DQS0B, and DQS1B pin functions are only available in the F672 and F896 packages.
- (3) If the dedicated CLK pins are not used to feed the global clock networks, they can be used as general-purpose input pins to feed the core logic. The dedicated CLK pins do not support the I/O register.



Note (1)

	Din Tune (det 2:: 1 ::	a	Note (1
Pin Name	Pin Type (1st, 2nd, ar 3rd Function)	Pin Description	Connection Guidelines
iii Name	joru i unction)	Supply and Reference Pins	Connection Guidennes
		These are internal logic array voltage supply pins. VCCINT also supplies power to the input buffers	
		used for the LVPECL, LVDS (regular I/O and CLK pins), differential HSTL, and differential SSTL I/O	Connect all VCCINT pins to 1.2 V. Decoupling depends on the design decoupling requirement
VCCINT	Power	standards.	of the specific board. (Note 2)
		These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage	
		level. VCCIO supplies power to the output buffers for all I/O standards. VCCIO also supplies power to	
VCCIO[18]	Power	the input buffers used for the LVTTL, LVCMOS, 1.5-V, 1.8-V, 2.5-V, 3.3-V PCI, and 3.3-V PCI-X, differential SSTL, differential HSTL, and LVDS (regular I/O) I/O standards.	Quartus <sup>®</sup> II software. Decoupling depends on the design decoupling requirements of the specif board. (Note 2)
		· -	· · · · ·
GND	Ground	Device ground pins.	Connect all GND pins to the board GND plane.
l		Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then	If voltage-referenced I/O standards are not used in the bank, the VREF pins are available as user I/O pins. Decoupling depends on the design decoupling requirements of the specific board
VREFB[18]N[03]	1/0	these pins are used as the voltage-referenced pins for the bank.	(Note 2)
THE DESIGNATION OF		and the control of th	(1000 2)
l			
İ			Connect these pins to 1.2 V, even if the PLL is not used. Use an isolated linear supply for bette jitter performance. You can connect all VCCA_PLL pins to a single linear supply to minimize
I			cost. Power on the PLLs should be decoupled. Decoupling depends on the design decoupling
İ			requirements of the specific board (Note 2). For more information on this pin, refer to the PLLs
VCCA_PLL[14](Note 4)	Power	Analog power for PLLs[14].	in Cyclone II Devices chapter in the Cyclone II Device Handbook.
<u></u>			Connect these nine to the guietest digital supply on heard (1.2.1/), which is also supplied to the
1			Connect these pins to the quietest digital supply on board (1.2 V), which is also supplied to the VCCINT, even if the PLL is not used. Power on the PLLs should be decoupled. Decoupling
1			depends on the design decoupling requirements of the specific board ( <i>Note</i> 2). For more
l			information on this pin, refer to the PLLs in Cyclone II Devices chapter in the Cyclone II Device
VCCD_PLL[14](Note 4)	Power	Digital power for PLLs[14].	Handbook.
l			Connect these pins directly to the same ground plane as the digital ground of the device, even
ONDA BLUM 47/4/- 4)		Andrew would for Dilloff 43	the PLL is not used. For more information on this pin, refer to the PLLs in Cyclone II Devices
GNDA_PLL[14](Note 4)	Ground	Analog ground for PLLs[14].	chapter in the Cyclone II Device Handbook.
GND_PLL[14](Note 4)	Ground	Ground for PLLs[14].	Connect these pins to the GND plane on the board.
NC	No Connect	No Connect	Do not drive signals into these pins.
<del> </del>		Dedicated Configuration/JTAG Pins	
l		Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from	
1	Input (PS)	an external source into the Cyclone II device. In AS mode, DCLK is an output from the Cyclone II device that provides timing for the configuration interface. The input buffer on this pin supports	DCLK should not be left floating. You should drive it high or low, whichever is more convenient
DCLK	Output (AS)	hysteresis using the Schmitt trigger circuitry.	on the board.
1			
l		Dedicated configuration data input pin. In serial configuration modes, bit-wide configuration data is	
I		received through this pin. In AS mode, DATA0 has an internal pull-up resistor that is always active.	DATA0 should not be left floating. You should drive it high or low, whichever is more convenien
DATA0	Input	The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	on the board.
I			These pins must be hardwired to VCCIO of the bank they reside in or GND. Do not leave these
l			pins floating. When these pins are unused, connect them to GND. For MSEL pin settings for
MSEL[01]	Input	Configuration input pins that set the Cyclone II device configuration scheme.	different configuration schemes, refer to the Configuring Cyclone II Devices chapter in the Cyclone II Device Handbook.
MOLL[01]	прис	Configuration input pino that set the Cytione if device configuration sometime.	System is before transpook.
l		Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the	In a multi-device configuration, nCE of the first device is tied low while its nCEO pin drives the
nCE	Input	device is disabled. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	nCE of the next device in the chain. In a single-device configuration, nCE is tied low.
		Dedicated configuration control input. Pulling this pin low during user mode causes the FPGA to lose	nCONFIG should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If the
1		The first of the contract of t	configuration scheme uses an enhanced configuration device or EPC2, nCONFIG can be tied
1		its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high	
	land.	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b
nCONFIG	Input		
nCONFIG	Input	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b
nCONFIG	Input	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b
nCONFIG	Input	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.
nCONFIG	Input Bidirectional	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b
		level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If
	Bidirectional	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up
	Bidirectional	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.  This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up
	Bidirectional	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.  This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up
	Bidirectional (open-drain)	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.  This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up
CONF_DONE	Bidirectional (open-drain) Bidirectional	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.  This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is divine low by an external source during configuration or initialization. It is not available as a user I/O pin. The	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up resistors should not be used on this pin.
nCONFIG  CONF_DONE  nSTATUS	Bidirectional (open-drain)	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge circuitry.  This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.  This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low	directly to the nINIT_CONF pin of the configuration device. If this pin is not used, this pin can b connected through a resistor to VCCIO.  CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor to a 3.3-V supply. If internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up



			Note (1)
	Pin Type (1st, 2nd, and		
Pin Name	3rd Function)	Pin Description	Connection Guidelines
		Dedicated JTAG input pin that provides the control signal to determine the transitions of the TAP	
TMS	Input	controller state machine. This pin has weak internal pull-up resistors. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	Connect this pin to a 1-k $\Omega$ resistor via the VCCIO of the bank it resides in. If the JTAG circuitry i not used, connect TMS to VCCIO.
TWO	Imput	Dedicated JTAG test data input pin for instructions, and test and programming data. This pin has	not doca, connect two to vocio.
		weak internal pull-up resistors. The input buffer on this pin supports hysteresis using the Schmitt	Connect this pin to a 1-kΩ resistor via the VCCIO of the bank it resides in. If the JTAG circuitry i
TDI	Input	trigger circuitry.	not used, connect TDI to VCCIO.
TDO	Output	Dedicated JTAG data output pin for instructions, and test and programming data.	When not in JTAG mode, this pin should be left unconnected.
	1	Clock and PLL Pins	
		Dedicated global clock input pins that can also be used for the positive terminal inputs for differential	
CLK[0,2,4,6,8,10,12,14], LVDSCLK[07]p	Clock, Input	global clock input or user input pins.	Connect unused pins to GND.
		Dedicated global clock input pins that can also be used for the negative terminal inputs for differential	•
CLK[1,3,5,7,9,11,13,15], LVDSCLK[07]n	Clock, Input	global clock input or user input pins.	Connect unused pins to GND.
		Optional positive terminal for external clock outputs from PLLs[14]. These pins can only use the	When not used as PLL output pins, these pins can be used as user I/O pins. When these pins
PLL[14]_OUTp(Note 4)	I/O, Output	differential I/O standard if it is being fed by a PLL output.	are not used, they may be left floating.
		Optional negative terminal for external clock outputs from PLLs[14]. These pins can only use the	When not used as PLL output pins, these pins can be used as user I/O pins. When these pins
PLL[14]_OUTn(Note 4)	I/O, Output	differential I/O standard if it is being fed by a PLL output.	are not used, they may be left floating.
	1	Optional/Dual-Purpose Configuration Pins	
			During a multi-device configuration, this pin feeds the nCE pin of a subsequent device and must
			be pulled high to VCCIO by an external 10-kΩ pull-up resistor. During a single-device configuration and for the last device in a multi-device configuration, this pin can be left
nCEO	I/O, Output	Output that drives low when device configuration is complete.	unconnected or used as an user I/O after configuration.
IICEO	i/O, Output	Output that drives low when device comparation is complete.  Output control signal from the Cyclone II FPGA to the nCS pin of the serial configuration device in AS	unconnected of used as all user for after configuration.
		mode that enables the configuration device by driving it low. In AS mode, the nCSO has internal weak	When not programming the device in AS mode, the nCSO pin can be used as user I/O. When
nCSO	I/O, Output	pull-up resistor, which is always active.	this pin is not used as an I/O, Altera recommends that you leave the pin unconnected.
	,	Output control signal from the Cyclone II FPGA to the serial configuration device in AS mode used to	
		read out configuration data. In AS mode, the ASDO has internal weak pull-up resistor, which is always	When not programming the device in AS mode, the ASDO pin can be used as user I/O. When
ASDO	I/O, Output	active.	this pin is not used as an I/O, Altera recommends that you leave the pin unconnected.
		Active-high signal that indicates the error-detection circuit has detected errors in the configuration	When the dedicated output for CRC_ERROR is not used and this pin is not used as an I/O,
CRC_ERROR	I/O, Output	SRAM bits. This pin is optional and is used when the CRC error-detection circuit is enabled.	Altera recommends that you leave the pin unconnected.
		Optional chip-wide reset pin that allows you to override all clears on all device registers. When this pir	
		is driven low, all registers are cleared; when this pin is driven high, all registers behave as	
		programmed. The DEV_CLRn pin does not affect JTAG boundary-scan or programming operations.	L., .,
DEV CLRn	I/O (when option off), Input (when option on)	This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.	When the dedicated output for DEV_CLRn is not used and this pin is not used as an I/O, Altera recommends that you tie this pin to the VCCIO of the bank that it resides in or ground.(Note 6)
DEV_CLRII	input (when option on)		recommends that you lie this pin to the VCCIO of the bank that it resides in or ground.(Note b)
		Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is	
	I/O (when option off),	enabled by turning on the Enable device-wide output enable (DEV_DE) option in the Quartus II	When the dedicated output for DEV_OE is not used and this pin is not used as an I/O, Altera
DEV OE	Input (when option on)	software.	recommends that you tie this pin to the VCCIO of the bank that it resides in or ground.(Note 6)
		This is a dual-purpose status pin and can be used as an I/O pin when not enabled as INIT DONE.	
		When enabled, a transition from low to high at the pin indicates when the device has entered user	
		mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after	
	I/O, Output	configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II	
INIT_DONE	(open-drain)	software.	that it resides in.
		Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is	
		not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is	
		enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II	If the CLKUSR pin is not used as a configuration clock input and the pin is not used as an I/O,
CLKUSR	I/O, Input	software.	Altera recommends that you connect this pin to ground.
	T	Dual-Purpose Differential & External Memory Interface Pins	
		Dual-purpose differential transmitter/receiver channels 0 to 256. These channels can be used for	
		transmitting or receiving LVDS-compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If	When these nine are not used, they can be tied to the VCCIO of the hark that they reside in or
LVDS[0-256][p,n](Note 3)	I/O. TX/RX channel	not used for differential signaling, these pins are available as user I/O pins.	GND. (Note 6)
2.150[0 200][[p,n][14010 0)	, IAIKA GIAIIIRI	processor of smorth and digitaling, those pind are available as user it o pind.	5.15. (1.00.0)
		Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control	
		signals such as clocks, asynchronous clears, presets, and clock enables. It can also be used as	
DPCLK[011]/		optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS	
DQS[[0,1]L,[3,5,4,2]B,[1,0]R,[2,4,5,3]T]		phase-shift circuitry, which allows for the fine-tuning of the phase shift for input clocks or strobes to	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
(Note 5)	I/O, DPCLK/DQS	properly align clock edges needed to capture data.	GND. (Note 6)



Note (1)

	Pin Type (1st, 2nd, and		
Pin Name	3rd Function)	Pin Description	Connection Guidelines
i iii idaile	ora r anotion)	i in Description	Connection Guidennes
		Dual-purpose CDPCLK/DQS pins can connect to the global clock network for high-fanout control	
I		signals such as clocks, asynchronous clears, presets, and clock enables. Only one of the two	
I		CDPCLK in each corner can feed the clock control block at a time. The other pin can be used as a	
		general-purpose I/O pin. The CDPCLK signals incur more delay to the clock block control because they are multiplexed before being driven into the clock block control. It can also be used as optional	
		data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-	
CDPCLK[07]/		shift circuitry, which allows for the fine-tuning of the phase shift for input clocks or strobes to properly	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
DQS[[2,3]L,[1,0]B,[3,2]R,[0,1]T](Note 5)	I/O, CDPCLK/DQS	align clock edges needed to capture data.	GND. (Note 6)
			When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
DQ[[[1,3][L,R]],[[3,5][B,T]]][017](Note 5)	I/O, DQ	Optional data signal for use in external memory interfacing in the x16 or x18 modes.	GND. (Note 6)
			When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
DQ[[[03][L,R]],[[05][B,T]]][08](Note 5)	I/O, DQ	Optional data signal for use in external memory interfacing in the x8 or x9 modes.	GND. (Note 6)
		Optional data mask pins for x8/x9 modes are required when writing to DDR SDRAM and DDR2	
		SDRAM devices. A low signal indicates that the write is valid. If the DM signal is high, the memory	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
DM[[[03][L,R]],[[05][B,T]]](Note 5)	I/O, DM	masks the DQ signals. Each group of DQ and DQS signals requires a DM pin.	GND. (Note 6)
		Optional data mask pins for x16/x18 modes are required when writing to DDR SDRAM and DDR2	
		SDRAM devices. A low signal indicates that the write is valid. If the DM signal is high, the memory	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
DM[[[1,3][L,R]],[[3,5][B,T]]][0,1]/Note 5)	I/O, DM	masks the DQ signals. Each group of DQ and DQS signals requires a DM pin.	GND. (Note 6)
		Byte Write Select is an active-low pin. When asserted active, BWS selects which byte is written into	
		the device during write operation. Bytes not written remain unchanged. Deselecting BWS causes write	
DM[[[03][L,R]],[[05][B,T]]](Note 5)	I/O, BWS	data to be ignored and not written into device.	GND. (Note 6)
		Byte Write Select is an active-low pin. When asserted active, BWS selects which byte is written into	
		the device during write operation. Bytes not written remain unchanged. Deselecting BWS causes write	
DM[[[1,3][L,R]],[[3,5][B,T]]][0,1](Note 5)	I/O, BWS	data to be ignored and not written into device.	GND. (Note 6)

Altera provides these guidelines only as recommendations. It is the responsibility of the designer to apply simulation results to the design to verify proper device functionality.

#### Notes:

- 1) These pin connection guidelines are created based on the largest Cyclone II device, EP2C70F896. Refer to the pin list for the availability of pins in each density.
- 2) Capacitance values for the power supply should be selected after considering the amount of power they need to supply over the frequency of operation of the particular circuit being decoupled. A target impedance for the power plane should be calculated based on current draw and voltage droop requirements of the device or supply. The power plane should then be decoupled using the appropriate number of capacitors. On-board capacitors do not decouple higher than 100 MHz due to "Equivalent Series Inductance" of the mounting of the packages. Proper board design techniques such as interplaning capacitance with low inductance should be considered for higher frequency decoupling.
- 3) The differential transmitter/receiver channel count for each device and package is different; smaller packages may contain less than the maximum number of differential transmitter/receiver channels. For details on the differential transmitter/receiver channel count for each device, refer to the corresponding pin-out from www.altera.com.
- 4) The EP2C5, EP2C8, and EP2C8A devices have only PLL1 and PLL2.
- 5) The DQ, DQS, DM, and BWS# bus mode count for each device and package is different. Smaller packages may contain less than the maximum number of DQ, DQS, DM, and BWS# bus modes. For details on the DQ, DQS, DM, and BWS# bus mode count for each device, refer to the corresponding pin-out from www.altera.com.
- 6) Make sure that unused pins are set to input tristated in the Quartus II software. For instructions on how to set this, refer to the Quartus II Handbook.



	VREFB3N3	VREFB3N2	VREFB3N1	VREFB3N0	VREFB4N3	VREFB4N2	VREFB4N1	VREFB4N0		
PLL3	3	В	3			В	4		PL	.L2
VREFB2N0										VREFB5N0
VREFB2N1									9	VREFB5N1
VREFB2N2 B2									BS	VREFB5N2
VREFB2N3										VREFB5N3
VREFB1N0										VREFB6N0
VREFB1N1									B6	VREFB6N1
VREFB1N2									В	VREFB6N2
VREFB1N3										VREFB6N3
		В	8			В	7			
PLL1	VREFB8N3	VREFB8N2	VREFB8N1	VREFB8N0	VREFB7N3	VREFB7N2	VREFB7N1	VREFB7N0	PL	.L4

#### Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to get an idea of placement on the device. Refer to the pin list and the Quartus<sup>®</sup> II software for exact locations.

PT-EP2C70-1.7.xls



Version Number	Date	Changes Made
1.0	10/5/2004	Initial version.
1.1	2/24/2005	Modified Pin Definitions for DATA0 pin.
1.2	3/18/2005	Added CRC_ERROR pin in Pin List and Pin Definition.
		Changed pin name from GNDD_PLL and GNDG_PLL to GND_PLL.
1.3	6/2/2005	Modified Pin Type column in Pin Definitions for VREFB[18]N[01] pins.
1.4	2/10/2006	Added footnote for pins that do not support Optional Functions (e.g. LVDS, DDR).
		Added footnote for DQS0T, DQS1T, DQS0B, and DQS1B pins.
		Modified Pin Definition for NC pins.
		Modified Pin Description of VREFB[18]N[03] pins.
		Modified Pin Description of VCCA_PLL[14] and VCCD_PLL[14] pins.
		Added Pin Description for BWS pins.
1.5	3/1/2006	Added comment for PLL_OUT pins in Pin Definitions.
1.6	6/16/2006	Added "I/O" to pin type of nCEO, nCSO, and ASDO pins.
		Modified Pin Description of VCCIO and VCCINT.
		Modified Pin Description for NCONFIG, NCE, DATA0, TMS, TCK, TDI, NSTATUS,
		CONDONE, and DCLK pins.
		Moved nCEO Discription from section "Dedicated Configuration/JTAG Pins" to section
		"Optional/Dual-Purpose Configuration Pins".
1.7	4/18/2008	Incorporated pin connection guidelines into pin definitions worksheet.