

## Features

- High speed
  - $t_{AA} = 10 \text{ ns}$
- Low active power
  - $I_{CC} = 175 \text{ mA}$  at 10 ns
- Low CMOS standby power
  - $I_{SB2} = 25 \text{ mA}$
- Operating voltages of  $3.3 \pm 0.3\text{V}$
- 2.0V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  features
- Available in Pb-free 119-ball PBGA package

## Functional Description


The CY7C1062DV33 is a high performance CMOS Static RAM organized as 524,288 words by 32 bits.

To write to the device, take Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW) and Write Enable (WE) input LOW. If Byte Enable A ( $\overline{B}_A$ ) is LOW, then data from IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from IO pins (IO<sub>8</sub> through IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the IO pins IO<sub>16</sub> to IO<sub>23</sub> and IO<sub>24</sub> to IO<sub>31</sub>, respectively.

To read from the device, take Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If the first  $\overline{B}_A$  is LOW, then data from the memory location specified by the address pins appear on IO<sub>0</sub> to IO<sub>7</sub>. If  $\overline{B}_B$  is LOW, then data from memory appears on IO<sub>8</sub> to IO<sub>15</sub>. Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond to the third and fourth bytes. See [Truth Table](#) on page 9 for a complete description of read and write modes.

The input and output pins (IO<sub>0</sub> through IO<sub>31</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $\overline{CE}_3$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH), or during a write operation ( $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{CE}_3$  LOW and WE LOW).

## Logic Block Diagram



## Selection Guide

Description	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	175	mA
Maximum CMOS Standby Current	25	mA

## Pin Configuration

Figure 1. 119-Ball PBGA (Top View) <sup>[1]</sup>

	1	2	3	4	5	6	7
<b>A</b>	IO <sub>16</sub>	A	A	A	A	A	IO <sub>0</sub>
<b>B</b>	IO <sub>17</sub>	A	A	$\overline{CE}_1$	A	A	IO <sub>1</sub>
<b>C</b>	IO <sub>18</sub>	$\overline{B}_c$	$\overline{CE}_2$	NC	$\overline{CE}_3$	$\overline{B}_a$	IO <sub>2</sub>
<b>D</b>	IO <sub>19</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	IO <sub>3</sub>
<b>E</b>	IO <sub>20</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	IO <sub>4</sub>
<b>F</b>	IO <sub>21</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	IO <sub>5</sub>
<b>G</b>	IO <sub>22</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	IO <sub>6</sub>
<b>H</b>	IO <sub>23</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	IO <sub>7</sub>
<b>J</b>	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	NC
<b>K</b>	IO <sub>24</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	IO <sub>8</sub>
<b>L</b>	IO <sub>25</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	IO <sub>9</sub>
<b>M</b>	IO <sub>26</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	IO <sub>10</sub>
<b>N</b>	IO <sub>27</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	IO <sub>11</sub>
<b>P</b>	IO <sub>28</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	IO <sub>12</sub>
<b>R</b>	IO <sub>29</sub>	A	$\overline{B}_d$	NC	$\overline{B}_b$	A	IO <sub>13</sub>
<b>T</b>	IO <sub>30</sub>	A	A	$\overline{WE}$	A	A	IO <sub>14</sub>
<b>U</b>	IO <sub>31</sub>	A	A	$\overline{OE}$	A	A	IO <sub>15</sub>

### Note

1. NC pins are not connected on the die.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with  
Power Applied ..... -55°C to +125°C

Supply Voltage on  $V_{CC}$  Relative to GND <sup>[2]</sup> .... -0.5V to +4.6V

DC Voltage Applied to Outputs  
in High-Z State <sup>[2]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

DC Input Voltage <sup>[2]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage..... >2001V

(MIL-STD-883, Method 3015)

Latch Up Current ..... >200 mA

## Operating Range

Range	Ambient Temperature	$V_{CC}$
Industrial	-40°C to +85°C	3.3V ± 0.3V

## DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions <sup>[3]</sup>	-10		Unit
			Min	Max	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min}, I_{OL} = 8.0 \text{ mA}$		0.4	V
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V
$V_{IL}$	Input LOW Voltage <sup>[2]</sup>		-0.3	0.8	V
$I_{IX}$	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1	+1	μA
$I_{OZ}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output disabled	-1	+1	μA
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max}, f = f_{MAX} = 1/t_{RC}$ $I_{OUT} = 0 \text{ mA CMOS levels}$		175	mA
$I_{SB1}$	Automatic CE Power Down Current— TTL Inputs	Max $V_{CC}$ , $\overline{CE} \geq V_{IH}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$		30	mA
$I_{SB2}$	Automatic CE Power Down Current—CMOS Inputs	Max $V_{CC}$ , $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ , or $V_{IN} \leq 0.3V$ , $f = 0$		25	mA

### Note

2.  $V_{IL}(\text{min}) = -2.0V$  and  $V_{IH}(\text{max}) = V_{CC} + 2V$  for pulse durations of less than 20 ns.

3.  $\overline{CE}$  indicates a combination of all three chip enables. When active LOW,  $\overline{CE}$  indicates the  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW. When HIGH,  $\overline{CE}$  indicates the  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $\overline{CE}_3$  HIGH.

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3V	8	pF
C <sub>OUT</sub>	IO Capacitance		10	pF


## Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	119-Ball PBGA	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	20.31	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		8.35	°C/W


## AC Test Loads and Waveforms

The AC test loads and waveform diagram follows. <sup>[4]</sup>




(a)

\*Capacitive Load consists of all components of the test environment



(b)



(c)

### Note

- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). 100μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation begins including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.

## AC Switching Characteristics

Over the Operating Range <sup>[5]</sup>

Parameter	Description	−10		Unit
		Min	Max	
Read Cycle				
t <sub>power</sub>	V <sub>CC</sub> (Typical) to the First Access <sup>[6]</sup>	100		μs
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	$\overline{\text{CE}}$ Active LOW to Data Valid <sup>[3]</sup>		10	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to Data Valid		5	ns
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to Low Z <sup>[7]</sup>	1		ns
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High Z <sup>[7]</sup>		5	ns
t <sub>LZCE</sub>	$\overline{\text{CE}}$ Active LOW to Low Z <sup>[3, 7]</sup>	3		ns
t <sub>HZCE</sub>	$\overline{\text{CE}}$ Deselect HIGH to High Z <sup>[3, 7]</sup>		5	ns
t <sub>PU</sub>	$\overline{\text{CE}}$ Active LOW to Power Up <sup>[3, 8]</sup>	0		ns
t <sub>PD</sub>	$\overline{\text{CE}}$ Deselect HIGH to Power Down <sup>[3, 8]</sup>		10	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5	ns
t <sub>LZBE</sub>	Byte Enable to Low Z <sup>[7]</sup>	1		ns
t <sub>HZBE</sub>	Byte Disable to High Z <sup>[7]</sup>		5	ns
Write Cycle <sup>[9, 10]</sup>				
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ Active LOW to Write End <sup>[3]</sup>	7		ns
t <sub>AW</sub>	Address Setup to Write End	7		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	7		ns
t <sub>SD</sub>	Data Setup to Write End	5.5		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to Low Z <sup>[7]</sup>	3		ns
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High Z <sup>[7]</sup>		5	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		ns

### Notes


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in (a) of [AC Test Loads and Waveforms](#), unless specified otherwise.
- $t_{\text{POWER}}$  gives the minimum amount of time that the power supply is at typical  $V_{\text{CC}}$  values until the first memory access is performed.
- $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ ,  $t_{\text{HZWE}}$ ,  $t_{\text{HZBE}}$ ,  $t_{\text{LZOE}}$ ,  $t_{\text{LZCE}}$ ,  $t_{\text{LZWE}}$ , and  $t_{\text{LZBE}}$  are specified with a load capacitance of 5 pF as in (b) of [AC Test Loads and Waveforms](#). Transition is measured  $\pm 200$  mV from steady state voltage.
- These parameters are guaranteed by design and are not tested.
- The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  LOW,  $\overline{\text{CE}}_3$  LOW and  $\overline{\text{WE}}$  LOW. Chip enables must be active and  $\overline{\text{WE}}$  must be LOW to initiate a write, and the transition of any of these signals terminate the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No.2 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

## Data Retention Characteristics

Over the Operating Range


Parameter	Description	Conditions <sup>[3]</sup>	Min	Typ	Max	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 2V, \overline{CE} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$			25	mA
$t_{CDR}^{[11]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[12]}$	Operation Recovery Time		$t_{RC}$			ns

## Data Retention Waveform



## Switching Waveforms



Figure 2. Read Cycle No. 1 <sup>[13, 14]</sup>



### Notes

11. Tested initially and after any design or process changes that affects these parameters.
12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 50 \mu s$  or stable at  $V_{CC(min)} \geq 50 \mu s$
13. Device is continuously selected.  $\overline{OE}, \overline{CE}, \overline{B_A}, \overline{B_B}, \overline{B_C}, \overline{B_D} = V_{IL}$ .
14.  $\overline{WE}$  is HIGH for read cycle.

**Switching Waveforms** (continued)

**Figure 3. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled)** [3, 14, 15]

**Figure 4. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)** [3, 15, 16, 17]

**Notes**


 15. Address valid before or similar to  $\overline{\text{CE}}$  transition LOW.

 16. Data IO is high impedance if  $\overline{\text{OE}}$  or  $\overline{\text{BA}}, \overline{\text{BB}}, \overline{\text{BC}}, \overline{\text{BD}} = V_{IH}$ .


 17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.

## Switching Waveforms (continued)

**Figure 5. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)** [3, 15, 16, 17]



**Figure 6. Write Cycle No. 3 ( $\overline{\text{B}}_A, \overline{\text{B}}_B, \overline{\text{B}}_C, \overline{\text{B}}_D$  Controlled)** [3]





**Truth Table**


$\overline{CE}_1$	$\overline{CE}_2$	$\overline{CE}_3$	$\overline{OE}$	$\overline{WE}$	$\overline{B}_A$	$\overline{B}_B$	$\overline{B}_C$	$\overline{B}_D$	$IO_0$ – $IO_7$	$IO_8$ – $IO_{15}$	$IO_{16}$ – $IO_{23}$	$IO_{24}$ – $IO_{31}$	Mode	Power
H	X	X	X	X	X	X	X	X	High Z	High Z	High Z	High Z	Power Down	( $I_{SB}$ )
X	H	X	X	X	X	X	X	X	High Z	High Z	High Z	High Z	Power Down	( $I_{SB}$ )
X	X	H	X	X	X	X	X	X	High Z	High Z	High Z	High Z	Power Down	( $I_{SB}$ )
L	L	L	L	H	L	L	L	L	Data Out	Data Out	Data Out	Data Out	Read All Bits	( $I_{CC}$ )
L	L	L	L	H	L	H	H	H	Data Out	High Z	High Z	High Z	Read Byte A Bits Only	( $I_{CC}$ )
L	L	L	L	H	H	L	H	H	High Z	Data Out	High Z	High Z	Read Byte B Bits Only	( $I_{CC}$ )
L	L	L	L	H	H	H	L	H	High Z	High Z	Data Out	High Z	Read Byte C Bits Only	( $I_{CC}$ )
L	L	L	L	H	H	H	H	L	High Z	High Z	High Z	Data Out	Read Byte D Bits Only	( $I_{CC}$ )
L	L	L	X	L	L	L	L	L	Data In	Data In	Data In	Data In	Write All Bits	( $I_{CC}$ )
L	L	L	X	L	L	H	H	H	Data In	High Z	High Z	High Z	Write Byte A Bits Only	( $I_{CC}$ )
L	L	L	X	L	H	L	H	H	High Z	Data In	High Z	High Z	Write Byte B Bits Only	( $I_{CC}$ )
L	L	L	X	L	H	H	L	H	High Z	High Z	Data In	High Z	Write Byte C Bits Only	( $I_{CC}$ )
L	L	L	X	L	H	H	H	L	High Z	High Z	High Z	Data In	Write Byte D Bits Only	( $I_{CC}$ )
L	L	L	H	H	X	X	X	X	High Z	High Z	High Z	High Z	Selected, Outputs Disabled	( $I_{CC}$ )
L	L	L	X	X	H	H	H	H	High Z	High Z	High Z	High Z	Selected, Outputs Disabled	( $I_{CC}$ )

## Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1062DV33-10BGI	51-85115	119-Ball Plastic Ball Grid Array (14 x 22 x 2.4 mm)	Industrial
	CY7C1062DV33-10BGXI		119-Ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-Free)	

## Package Diagram

Figure 7. 119-Ball PBGA (14 x 22 x 2.4 mm)



51-85115-B

## Document History

Document Title: CY7C1062DV33 16 Mbit (512K X 32) Static RAM Document Number: 38-05477				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance data sheet for C9 IPP
*A	233748	RKF	See ECN	1.AC, DC parameters are modified as per EROS (Spec # 01-2165) 2.Pb-free offering in the Ordering Information
*B	469420	NXR	See ECN	Converted from Advance Information to Preliminary Removed -8 and -12 speed bins from product offering Removed Commercial operating Range Changed J7 Ball of PBGA from DNU to NC in the pinout diagram Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page 2 Changed $I_{CC(Max)}$ from 220 mA to 150 mA Changed $I_{SB1(Max)}$ from 70 mA to 30 mA Changed $I_{SB2(Max)}$ from 40 mA to 25 mA Specified the Overshoot specification in footnote 1 Changed $t_{SD}$ from 5.5 ns to 5 ns Added Data Retention Characteristics table and waveform on page 5. Updated the 48-pin FBGA package Updated the Ordering Information Table
*C	499604	NXR	See ECN	Added note 1 for NC pins Updated Test Condition for $I_{CC}$ in DC Electrical Characteristics table Added note for $t_{ACE}$ , $t_{LZCE}$ , $t_{HZCE}$ , $t_{PU}$ , $t_{PD}$ , and $t_{SCE}$ in AC Switching Characteristics Table on page 4
*D	1462583	VKN/AESA	See ECN	Converted from preliminary to final Updated block diagram Changed $I_{CC}$ spec from 150 mA to 175 mA Updated thermal specs
*E	2541850	VKN/PYRS	07/22/08	Added -10BGI part in the Ordering Information table

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

#### Products

PSoC	<a href="http://psoc.cypress.com">psoc.cypress.com</a>
Clocks & Buffers	<a href="http://clocks.cypress.com">clocks.cypress.com</a>
Wireless	<a href="http://wireless.cypress.com">wireless.cypress.com</a>
Memories	<a href="http://memory.cypress.com">memory.cypress.com</a>
Image Sensors	<a href="http://image.cypress.com">image.cypress.com</a>

#### PSoC Solutions

General	<a href="http://psoc.cypress.com/solutions">psoc.cypress.com/solutions</a>
Low Power/Low Voltage	<a href="http://psoc.cypress.com/low-power">psoc.cypress.com/low-power</a>
Precision Analog	<a href="http://psoc.cypress.com/precision-analog">psoc.cypress.com/precision-analog</a>
LCD Drive	<a href="http://psoc.cypress.com/lcd-drive">psoc.cypress.com/lcd-drive</a>
CAN 2.0b	<a href="http://psoc.cypress.com/can">psoc.cypress.com/can</a>
USB	<a href="http://psoc.cypress.com/usb">psoc.cypress.com/usb</a>

© Cypress Semiconductor Corporation, 2004-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.