











**CSD19536KTT** 

SLPS540A - MARCH 2015-REVISED MAY 2015

# CSD19536KTT 100 V N-Channel NexFET™ Power MOSFET

## **Features**


- Ultra-Low Q<sub>a</sub> and Q<sub>ad</sub>
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- D<sup>2</sup>PAK Plastic Package


# Applications

- Secondary Side Synchronous Rectifier
- Hot Swap
- Motor Control

## **Description**

This 100 V, 2.0 m $\Omega$ , D<sup>2</sup>PAK (TO-263) NexFET<sup>TM</sup> power MOSFET is designed to minimize losses in power conversion applications.





## **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
$V_{DS}$	Drain-to-source voltage	100	V	
$Q_g$	Gate charge total (10 V)	118	nC	
$Q_{gd}$	Gate charge gate-to-drain	17	nC	
D	Drain-to-source on-resistance	V <sub>GS</sub> = 6 V	2.2	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V 2.		mΩ
$V_{GS(th)}$	Threshold voltage	2.5	V	

# Ordering Information<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP	
CSD19536KTT	500	13-Inch	D <sup>2</sup> PAK Plastic	Tape and	
CSD19536KTTT	SD19536KTTT 50		Package	Reel	


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT	
$V_{DS}$	Drain-to-source voltage	100	٧	
$V_{GS}$	Gate-to-source voltage	±20	V	
	Continuous drain current (package limited)	200		
I <sub>D</sub>	Continuous drain current (silicon limited), T <sub>C</sub> = 25°C	272	Α	
	Continuous drain current (silicon limited), T <sub>C</sub> = 100°C	192		
$I_{DM}$	Pulsed drain current (1)	400	Α	
$P_D$	Power dissipation	375	W	
$T_J$ , $T_{stg}$	Operating junction, Storage temperature	-55 to 175	°C	
E <sub>AS</sub>	Avalanche energy, single pulse $I_D$ = 127 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	806	mJ	

(1) Max  $R_{\theta,JC} = 0.4$ °C/W, Pulse duration ≤100 µs, Duty cycle

#### **Gate Charge**





# **Table of Contents**

6.1 Community Resources  6.2 Trademarks  6.3 Electrostatic Discharge Caution  6.4 Glossary  7 Mechanical, Packaging, and Orderable Information  7.1 KTT Package Dimensions  7.2 Recommended PCB Pattern  7.3 Recommended Stencil Opening

# 4 Revision History

Cł	Changes from Original (March 2015) to Revision A								
•	Added Community Resources								
•	Added PCB and stencil drawings in Mechanical, Packaging, and Orderable Information								

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



# 5 Specifications

# 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS		,		
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	100		V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V		1	μΑ
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2.1 2.5	3.2	V
В	Drain to course on registeres	$V_{GS} = 6 \text{ V}, I_D = 100 \text{ A}$	2.2	2.8	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 100 A	2	2.4	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 100 A	329		S
DYNAMI	C CHARACTERISTICS				
C <sub>iss</sub>	Input capacitance		9250	12000	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$	1820	2370	pF
C <sub>rss</sub>	Reverse transfer capacitance		47	61	рF
$R_{G}$	Series gate resistance		1.4	2.8	Ω
$Q_g$	Gate charge total (10 V)		118	153	nC
$Q_{gd}$	Gate charge gate-to-drain	V 50 V I 100 A	17		nC
$Q_{gs}$	Gate charge gate-to-source	$V_{DS} = 50 \text{ V}, I_{D} = 100 \text{ A}$	37		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>		24		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V	335		nC
$t_{d(on)}$	Turn on delay time		13		ns
t <sub>r</sub>	Rise time	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V},$	8		ns
$t_{d(off)}$	Turn off delay time	$I_{DS} = 100 \text{ A}, R_G = 0 \Omega$	32		ns
t <sub>f</sub>	Fall time		6		ns
DIODE C	CHARACTERISTICS		· ·		
$V_{SD}$	Diode forward voltage	I <sub>SD</sub> = 100 A, V <sub>GS</sub> = 0 V	0.9	1.1	V
$Q_{rr}$	Reverse recovery charge	$V_{DS} = 50 \text{ V}, I_F = 100 \text{ A},$	548		nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/µs	103		ns

## 5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance			0.4	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	°C/W


Product Folder Links: CSD19536KTT


# TEXAS INSTRUMENTS

# 5.3 Typical MOSFET Characteristics

(T<sub>A</sub> = 25°C unless otherwise stated)









Submit Documentation Feedback


Copyright © 2015, Texas Instruments Incorporated



# **Typical MOSFET Characteristics (continued)**










Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage





Figure 9. Typical Diode Forward Voltage



# **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 






Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



## 6 Device and Documentation Support

#### 6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD19536KTT



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 7.1 KTT Package Dimensions



#### Notes:

- 1. All linear dimensions are in inches
- 2. This drawing is subject to change without notice
- 3. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 mm per side.
- 4. "D" Falls within JEDEC TO-263 variation AB, except minimum lead thickness and minimum exposed pad length.


**Pin Configuration** 

Position	Designation
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source

Submit Documentation Feedback




# 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note *Reducing Ringing Through PCB Layout Techniques*, SLPA005.

# 7.3 Recommended Stencil Opening



Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

26-May-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD19536KTT	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR		CSD19536KTT	Samples
CSD19536KTTT	ACTIVE	DDPAK/ TO-263	KTT	3	50	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR		CSD19536KTT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

26-May-2015


In no event shall TI's liability a	arising out of such in	nformation exceed the total r	ourchase price of the TI	part(s) at issue in this of	document sold by TI	to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-May-2015

# TAPE AND REEL INFORMATION





	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
		Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD19536KTT	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
CSD19536KTTT	DDPAK/ TO-263	KTT	3	50	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-May-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD19536KTT	DDPAK/TO-263	KTT	3	500	340.0	340.0	38.0
CSD19536KTTT	DDPAK/TO-263	KTT	3	50	340.0	340.0	38.0

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity