

#### VN5T006ASP-E

# Single-channel high-side driver with analog current sense for 24 V automotive applications

Datasheet - production data

#### **Features**

Max transient supply voltage	V <sub>CC</sub>	58 V
Operating voltage range	V <sub>CC</sub>	8 V to 36 V
Typ on-state resistance	R <sub>ON</sub>	6 mΩ
Current limitation (typ)	I <sub>LIM</sub>	115 A
Off-state supply current	I <sub>S</sub>	2 μA <sup>(1)</sup>

<sup>1.</sup> Typical value with all loads connected.

#### General


- Very low standby current
- 3 V CMOS compatible input
- Optimized electromagnetic emission
- Very low electromagnetic susceptibility
- Compliance with 2002/95/EC European directive
- Fault reset standby pin (FR\_Stby)

#### Diagnostic functions

- Proportional load current sense
- Current sense precision for wide range currents
- Off-state open-load detection
- Output short to V<sub>CC</sub> detection
- Overload and short to ground latch-off
- Thermal shutdown latch-off
- Very low current sense leakage

#### Protections

- Undervoltage shutdown
- Overvoltage clamp
- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V<sub>CC</sub>
- Thermal shutdown
- Reverse battery protected with self switch of the PowerMOS
- Electrostatic discharge protection



#### **Application**

All types of resistive, inductive and capacitive loads

#### Description

The VN5T006ASP-E is a device made using STMicroelectronics VIPower VN5T006ASP-E technology, intended for driving resistive or inductive loads with one side connected to ground. Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes.

This device integrates an analog current sense which delivers a current proportional to the load current. Fault conditions such as overload, overtemperature or short to  $V_{CC}$  are reported via the current sense pin.

Output current limitation protects the device in overload condition. The device latches off in case of overload or thermal shutdown.

The device is reset by a low-level pass on the fault reset standby pin.

A permanent low level on the inputs and fault reset standby pin disables all outputs and sets the device in standby mode.

Contents VN5T006ASP-E

### **Contents**

1	Bloc	k diagram and pin description
2	Elec	trical specifications7
	2.1	Absolute maximum ratings
	2.2	Thermal data 8
	2.3	Electrical characteristics
	2.4	Electrical characteristics curves
3	Арр	lication information
	3.1	Load dump protection
	3.2	MCU I/Os protection
	3.3	Maximum demagnetization energy (VCC = 24 V)
4	Pacl	kage and PCB thermal data
	4.1	PowerSO-10 thermal data
5	Pacl	kage information
	5.1	ECOPACK <sup>®</sup> 26
	5.2	PowerSO-10 mechanical data
	5.3	Packing information
6	Orde	er codes 29
7	Revi	sion history



VN5T006ASP-E List of tables

## List of tables

Table 1.	Pin function	5
Table 2.	Suggested connections for unused and not connected pins	
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (VCC = 24 V; Tj = 25°C)	9
Table 7.	Logic inputs	10
Table 8.	Protections and diagnostics	11
Table 9.	Current sense (8 V < V <sub>CC</sub> < 36 V)	12
Table 10.	Open-load detection (FR_Stby = 5 V)	13
Table 11.	Truth table	17
Table 12.	Electrical transient requirements (part 1)	18
Table 13.	Electrical transient requirements (part 2)	18
Table 14.	Electrical transient requirements (part 3)	18
Table 15.	Thermal parameters	25
Table 16.	PowerSO-10 mechanical data	27
Table 17.	Device summary	29
Table 18	Document revision history	30



List of figures VN5T006ASP-E

# List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	T <sub>reset</sub> definition	10
Figure 5.	T <sub>stbv</sub> definition	11
Figure 6.	Output stuck to V <sub>CC</sub> detection delay time at FR <sub>STBY</sub> activation	
Figure 7.	Current sense delay characteristics	14
Figure 8.	Open-load off-state delay timing	15
Figure 9.	Switching characteristics	15
Figure 10.	Delay response time between rising edge of output current and rising edge of current	
	sense	16
Figure 11.	Output voltage drop limitation	16
Figure 12.	Device behavior in overload condition	17
Figure 13.	Off-state output current	19
Figure 14.	High level input current	19
Figure 15.	Input clamp voltage	19
Figure 16.	Input low level voltage	
Figure 17.	Input high level voltage	19
Figure 18.	Input hysteresis voltage	19
Figure 19.	On state resistance vs T <sub>case</sub>	
Figure 20.	On state resistance vs V <sub>CC</sub>	
Figure 21.	I <sub>LIMH</sub> vs T <sub>case</sub>	20
Figure 22.	Turn-On voltage slope	20
Figure 23.	Turn-Off voltage slope	20
Figure 24.	Application schematic	
Figure 25.	Maximum turn-off current versus inductance	
Figure 26.	PowerSO-10 PC board	
Figure 27.	Rthj-amb vs PCB copper area in open box free air condition (one channel on)	
Figure 28.	PowerSO-10 thermal impedance junction ambient single pulse (one channel on)	
Figure 29.	Thermal fitting model of a double channel HSD in PowerSO-10	
Figure 30.	PowerSO-10 package dimensions	26
Figure 31.	PowerSO-10 suggested pad layout and tube shipment (no suffix)	28
Figure 32.	PowerSO-10 tape and reel shipment (suffix "TR")	28



# 1 Block diagram and pin description

Signal Clamp

Undervoltage

Control & Diagnostic

Power
Clamp

Over
Temperature

Unintation

OFF-state
Open-load

OverLoad PROTECTION
(ACTIVE POWER LIMITATION)

GND

GAPGCFT00198

Figure 1. Block diagram

**Table 1. Pin function** 

Name	Function
V <sub>CC</sub>	Battery connection.
OUT	Power output.
GND	Ground connection.
IN	Voltage controlled input pin with hysteresis, CMOS compatible; it controls output switch state.
CS	Analog current sense pin; it delivers a current proportional to the load current.
FR_Stby	In case of latch-off for overtemperature /overcurrent condition, a low pulse on the FR_Stby pin is needed to reset the channel.  The device enters in standby mode if all inputs and the FR_Stby pin are low.

GND .... 5 OUT 6 IN \_\_\_\_\_ 7 4 OUT CS 8 3 OUT FR\_Stby 2 OUT 9 NC . UU OUT 10 GAPGCFT00194

Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

Connection / pin	cs	N.C.	OUT	IN	FR_Stby
Floating	Not allowed	X <sup>(1)</sup>	X	X	Х
To ground	Through 10 KΩ resistor	Х	Not allowed	Through 10 KΩ resistor	Through 10 KΩ resistor

<sup>1.</sup> X: do not care.

6/31 Doc ID 023829 Rev 4

### 2 Electrical specifications




Figure 3. Current and voltage conventions

### 2.1 Absolute maximum ratings

Stressing the device above the ratings listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage	58	V
-V <sub>CC</sub>	Reverse DC supply voltage	-32	V
I <sub>OUT</sub>	DC output current	Internally limited	Α
-l <sub>out</sub>	Reverse DC output current	90	Α
I <sub>IN</sub>	DC input current	-1 to 10	mA
I <sub>FR_Stby</sub>	Fault reset standby DC input current	-1 to 1.5	mA
V <sub>CSENSE</sub>	Current sense maximum voltage	V <sub>CC</sub> - 58 to +V <sub>CC</sub>	٧
E <sub>MAX</sub>	Maximum switching energy (L = 10 mH; $V_{bat}$ = 32 V; $T_{jstart}$ = 150°C; $I_{OUT}$ = 8.9 A)	880	mJ
L <sub>SMAX</sub>	Maximum stray inductance in short circuit condition $V_{bat} = 32 \text{ V}; R_L = 300 \text{ m}\Omega; T_{jstart} = 150 ^{\circ}\text{C}; I_{OUT} = I_{limH\_max}$	40	μΗ

Table 3. Absolute maximum ratings

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (human body model: R = 1.5 K $\Omega$ ; C = 100 pF)		
$V_{ESD}$	– IN	4000	V
	- CS	2000	V
	- FR_Stby	4000	V
	– OUT	5000	V
	- V <sub>CC</sub>	5000	V
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
T <sub>j</sub>	Junction operating temperature	-40 to 150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

### 2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case (max.) (with one channel on)	0.8	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (max.)	See Figure 27	°C/W

#### 2.3 Electrical characteristics

8 V <  $V_{CC}$  < 36 V; -40°C <  $T_j$  < 150°C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		8	24	36	V
V <sub>USD</sub>	Undervoltage shutdown			3.5	5	V
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.5		V
D.	On-state resistance <sup>(2)</sup>	I <sub>OUT</sub> = 10 A; T <sub>j</sub> = 25°C; 8 V < V <sub>CC</sub> < 36 V		6		mΩ
R <sub>ON</sub>	On-state resistance	I <sub>OUT</sub> = 10 A; T <sub>j</sub> = 150°C; 8 V < V <sub>CC</sub> < 36 V			12	11152
R <sub>ON REV</sub>	Reverse battery on-state resistance	$V_{CC} = -24 \text{ V; } I_{OUT} = -10 \text{ A;}$ $T_j = 25^{\circ}\text{C}$			6	mΩ
V <sub>clamp</sub>	Clamp voltage	I <sub>S</sub> = 20 mA	58	64	70	V
la.	Supply current	Off-state: $V_{CC} = 24 \text{ V}$ ; $T_j = 25^{\circ}\text{C}$ ; $V_{IN} = V_{OUT} = V_{SENSE} = 0 \text{ V}$		2 <sup>(1)</sup>	5	μΑ
I <sub>S</sub>	Supply current	On-state: $V_{CC} = 24 \text{ V}$ ; $V_{IN} = 5 \text{ V}$ ; $I_{OUT} = 0 \text{ A}$		3	6	mA
	Off-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 24 \text{ V};$ $T_j = 25^{\circ}\text{C}$	0	0.01	3	μA
I <sub>L(off1)</sub>	On-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 24 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		5	μΑ

<sup>1.</sup> PowerMOS leakage included.


Table 6. Switching ( $V_{CC} = 24 \text{ V}; T_j = 25^{\circ}\text{C}$ )

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$R_L = 2.4 \Omega$	_	32	_	μs
t <sub>d(off)</sub>	Turn-off delay time	$R_L = 2.4 \Omega$	_	67	_	μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on voltage slope	$R_L = 2.4 \Omega$		0.7		V/µs
dV <sub>OUT</sub> /dt <sub>(off)</sub>	Turn-off voltage slope	$R_L = 2.4 \Omega$		0.46		V/µs
W <sub>ON</sub>	Switching energy losses during t <sub>won</sub>	$R_L = 2.4 \Omega$	_	4.15	_	mJ
W <sub>OFF</sub>	Switching energy losses during t <sub>woff</sub>	$R_L = 2.4 \Omega$	_	2.7	_	mJ

Table 7. Logic inputs

		1			
Parameter	Test conditions	Min.	Тур.	Max.	Unit
Low-level input voltage				0.9	V
Low-level input current	V <sub>IN</sub> = 0.9 V	1			μΑ
High-level input voltage		2.1			V
High-level input current	V <sub>IN</sub> = 2.1 V			10	μΑ
Input hysteresis voltage		0.25			V
Input alamp valtage	I <sub>IN</sub> = 1 mA	5.5		7	V
input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V
Low-level fault-reset-standby voltage				0.9	V
Low-level fault-reset-standby current	V <sub>FR_Stby</sub> = 0.9 V	1			μΑ
High-level fault-reset-standby voltage		2.1			V
High-level fault-reset-standby current	V <sub>FR_Stby</sub> = 2.1 V			10	μΑ
Fault-reset-standby hysteresis voltage		0.25			٧
Fault-reset-standby	I <sub>FR_Stby</sub> = 15 mA (10 ms)	11		15	٧
clamp voltage	I <sub>FR_Stby</sub> = -1 mA		-0.7		V
Overload latch-off reset time	See Figure 4	2		24	μs
Standby delay	See Figure 5	120		1200	μs
	Low-level input voltage Low-level input current High-level input current Input hysteresis voltage Input clamp voltage Low-level fault-reset-standby voltage Low-level fault-reset-standby current High-level fault-reset-standby voltage High-level fault-reset-standby current Fault-reset-standby current Fault-reset-standby current Fault-reset-standby current Fault-reset-standby current Fault-reset-standby current Country Co				

Figure 4. T<sub>reset</sub> definition



FR\_Stdby -INPUTn -IGND

Figure 5. T<sub>stby</sub> definition

Table 8. Protections and diagnostics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	DC abort airquit aurrant	V <sub>CC</sub> = 24 V	81	115	162	Α
llimH	DC short-circuit current	5 V < V <sub>CC</sub> < 36 V			162	Α
I <sub>limL</sub>	Short-circuit current during thermal cycling	$V_{CC} = 24 \text{ V}; T_R < T_j < T_{TSD}$		29		Α
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
T <sub>R</sub>	Reset temperature		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		°C
T <sub>RS</sub>	Thermal reset of status		135			°C
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>R</sub> )			7		ů
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> = 10 A; V <sub>IN</sub> = 0 V; L = 6 mH	V <sub>CC</sub> - 58	V <sub>CC</sub> - 64	V <sub>CC</sub> - 70	V
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> = 1 A; T <sub>j</sub> = -40°C to 150°C		25		mV



Table 9. Current sense (8 V < V<sub>CC</sub> < 36 V)

Table 9. Current sense (8 V < V <sub>CC</sub> < 36 V)						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 0.6 \text{ A; } V_{SENSE} = 0.5 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	3930 5035	11250	19850 17055	
$dK_0/K_0^{(1)}$	Current sense ratio drift	$I_{OUT} = 0.6 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	-30		30	%
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT}$ = 1.6 A; $V_{SENSE}$ = 1 V; $T_j$ = -40°C to 150°C; $T_j$ = 25°C to 150°C	5600 6215	10750	16940 14660	
$dK_1/K_1^{(1)}$	Current sense ratio drift	$I_{OUT} = 1.6 \text{ A; } V_{SENSE} = 1 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-28		25	%
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 2.4 \text{ A}; V_{SENSE} = 1 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	6030 6200	10370	15865 13635	
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup>	Current sense ratio drift	$I_{OUT} = 2.4 \text{ A}; V_{SENSE} = 1 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-26		23	%
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 3 \text{ A}; V_{SENSE} = 2 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	6040 6040	10070	15285 13090	
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 3 A; V <sub>SENSE</sub> = 2 V; T <sub>j</sub> = -40°C to 150°C	-25		22	%
K <sub>4</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	5845 6000	8670	13630 10895	
dK <sub>4</sub> /K <sub>4</sub> <sup>(1)</sup>	Current sense ratio drift	$I_{OUT} = 6 \text{ A; } V_{SENSE} = 4 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-20		20	%
K <sub>5</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 10 \text{ A; } V_{SENSE} = 4 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	5920 6730	8400	11520 9765	
dK <sub>5</sub> /K <sub>5</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 4 V; T <sub>j</sub> = -40°C to 150°C	-15		15	%
K <sub>6</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 20 A; V <sub>SENSE</sub> = 4 V; T <sub>j</sub> = -40°C to 150°C	6960	8330	10090	
$dK_6/K_6^{(1)}$	Current sense ratio drift	I <sub>OUT</sub> = 3 A; V <sub>SENSE</sub> = 2 V; T <sub>j</sub> = -40°C to 150°C	-8		8	%
dK/K <sub>BULB1</sub> <sup>(1)</sup>	Current sense ratio drift	$I_{OUT} = 0.6 \text{ A to 6 A; } I_{CAL} = 3 \text{ A;}$ $V_{SENSE} = 0.5 \text{ V;}$ $T_j = -40^{\circ}\text{C to 150°C}$	-30		50	%
dK/K <sub>BULB2</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 1.6 A to 4.2 A; I <sub>OUTCAL</sub> = 3 A; V <sub>SENSE</sub> = 2 V; T <sub>j</sub> = -40°C to 150°C	-30		26	%
dK/K <sub>BULB3</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.6 A to 2.4 A; I <sub>OUTCAL</sub> = 1.6 A; V <sub>SENSE</sub> = 2 V; T <sub>j</sub> = -40°C to 150°C	-27		25	%




Table 9. Current sense (8 V <  $V_{CC}$  < 36 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
lanuara	Analog sense	$I_{OUT} = 0 \text{ A}; V_{SENSE} = 0 \text{ V};$ $V_{IN} = 0 \text{ V}; T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	0		1	μA
ISENSE0	leakage current	$I_{OUT} = 0 \text{ A; } V_{SENSE} = 0 \text{ V;}$ $V_{IN} = 5 \text{ V; } T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	0		2	μΛ
V <sub>SENSE</sub>	Max analog sense output voltage	$I_{OUT}$ = 40 A; $R_{SENSE}$ = 3.9 K $\Omega$	5			>
V <sub>SENSEH</sub>	Analog sense output voltage in fault condition <sup>(2)</sup>	$V_{CC}$ = 24 V; $R_{SENSE}$ = 3.9 K $\Omega$		8		٧
I <sub>SENSEH</sub>	Analog sense output current in fault condition (2)	V <sub>CC</sub> = 24 V; V <sub>SENSE</sub> = 5 V		9	12	mA
t <sub>DSENSE2H</sub>	Delay response time from rising edge of IN pin	V <sub>SENSE</sub> < 4 V; 1 A < I <sub>OUT</sub> < 40 A; I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> (see <i>Figure 7</i> )		300	600	μs
Δt <sub>DSENSE2</sub> H	Delay response time between rising edge of output current and rising edge of current sense	V <sub>SENSE</sub> < 4 V; I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> , I <sub>OUT</sub> = 90% of I <sub>OUTMAX</sub> I <sub>OUTMAX</sub> = 10 A (see <i>Figure 10</i> )			450	μs
t <sub>DSENSE2L</sub>	Delay response time from falling edge of IN pin	V <sub>SENSE</sub> < 4 V; 1 A < I <sub>OUT</sub> < 40 A; I <sub>SENSE</sub> = 10 % of I <sub>SENSEMAX</sub> (see <i>Figure 7</i> )		5	20	μs

<sup>1.</sup> Parameter guaranteed by design; it is not tested.

Table 10. Open-load detection (FR\_Stby = 5 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	Open-load Off-state voltage detection threshold	V <sub>IN</sub> = 0 V; 8 V < V <sub>CC</sub> < 36 V	2		4	V
t <sub>DSTKON</sub>	Output short-circuit to V <sub>CC</sub> detection delay at turn-off	See Figure 8	180		1800	μs
I <sub>L(off2)</sub>	Off-state output current at V <sub>OUT</sub> = 4 V	$V_{IN} = 0 \text{ V}; V_{SENSE} = 0 \text{ V};$ $V_{OUT}$ rising from 0 V to 4 V	-120		0	μΑ



<sup>2.</sup> Fault condition includes: power limitation, overtemperature and open-load in OFF-state condition.

Table 10. Open-load detection (FR\_Stby = 5 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d_vol</sub>	Delay response from output rising edge to V <sub>SENSE</sub> rising edge in open-load	$V_{OUT} = 4 \text{ V}; V_{IN} = 0 \text{ V};$ $V_{SENSE} = 90\% \text{ of } V_{SENSEH}$			20	μs
t <sub>DFRSTK_ON</sub>	Output short circuit to V <sub>CC</sub> detection delay at FR <sub>STBY</sub> activation	See Figure 6; Input <sub>1,2</sub> = low			50	μs

Figure 6. Output stuck to  $V_{\mbox{\footnotesize CC}}$  detection delay time at  $\mbox{FR}_{\mbox{\footnotesize STBY}}$  activation





Figure 7. Current sense delay characteristics



Output stuck at V<sub>CC</sub> with FR\_Stby = 5 V

V<sub>IN</sub>

V<sub>CS</sub>

V<sub>OUT</sub> > V<sub>OL</sub>


V<sub>SENSEH</sub>

t<sub>DSTKON</sub>

GAPGCFT00196

Figure 8. Open-load off-state delay timing





IOUT

IOUT

IOUT

IOUT

IOUT

ISENSE


ISENSE

ISENSEMAX

GAPGCFT000115

Figure 10. Delay response time between rising edge of output current and rising edge of current sense





16/31 Doc ID 023829 Rev 4




Figure 12. Device behavior in overload condition

Table 11. Truth table

Conditions	Fault reset	Input	Output	Sense
Conditions	standby	прис	Οιιριι	Selise
Standby	L	L	X	0
Normal operation	Х	L	L	0
Normal operation	X	Н	Н	Nominal
Overload	Х	L	L	0
Overload	X	Н	Н	> Nominal
0	Х	L	L	0
Overtemperature / short to ground	L	Н	Cycling	$V_{SENSEH}$
onore to ground	Н	Н	Latched	$V_{SENSEH}$
Undervoltage	Χ	X	L	0
	L	L	Н	0
Short to V <sub>BAT</sub>	Н	L	Н	$V_{SENSEH}$
	X	Н	Н	< Nominal
Ones lead Off state	L	L	Н	0
Open-load Off-state (with pull-up)	Н	L	Н	$V_{SENSEH}$
(mar pan ap)	X	Н	Н	0
Negative output voltage clamp	Х	L	Negative	0

	Table 12. Liectrical transfer requirements (part 1)						
ISO 7637-2:	Test levels <sup>(1)</sup>		Number of	Burst cycle/pulse		Delays and	
2004(E) Test pulse	III	IV	pulses or test times	repetition time		impedance	
1	- 450 V	- 600 V	5000 pulses	0.5 s	5 s	1 ms, 50 Ω	
2a	+ 37 V	+ 50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a	- 150 V	- 200 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	+ 150 V	+ 200 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
4	- 12 V	- 16 V	1 pulse			100 ms, 0.01 $\Omega$	
5b <sup>(2)</sup>	+ 123 V	+ 174 V	1 pulse			350 ms, 1 $\Omega$	

Table 12. Electrical transient requirements (part 1)

- 1. The above test levels must be considered referred to  $V_{CC}$  = 24.5V except for pulse 5b
- 2. Valid in case of external load dump clamp: 58V maximum referred to ground.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E)	Test level	results
Test pulse	III	IV
1	С	C <sup>(1)</sup>
2a	С	С
3a	С	С
3b <sup>(2)</sup>	E	E
3b <sup>(3)</sup>	С	С
4	С	С
5b <sup>(4)</sup>	С	С

- 1. With  $R_{LOAD}$  < 24  $\Omega$ .
- 2. Without capacitor between  $V_{CC}$  and GND.
- 3. With 10 nF between  $V_{\mbox{\footnotesize CC}}$  and GND.
- 4. External load dump clamp: 58 V maximum, referred to ground.

Table 14. Electrical transient requirements (part 3)


Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
Е	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.



#### 2.4 Electrical characteristics curves

Figure 13. Off-state output current

Figure 14. High level input current







Figure 15. Input clamp voltage

Figure 16. Input low level voltage







Figure 17. Input high level voltage

Figure 18. Input hysteresis voltage







Figure 19. On state resistance vs T<sub>case</sub>

Figure 20. On state resistance vs V<sub>CC</sub>







Figure 21. I<sub>LIMH</sub> vs T<sub>case</sub>

Figure 22. Turn-On voltage slope







Figure 23. Turn-Off voltage slope



577

20/31 Doc ID 023829 Rev 4

### 3 Application information




Figure 24. Application schematic

#### 3.1 Load dump protection

 $D_{ld}$  is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO 7637-2 2004 (E) table.

### 3.2 MCU I/Os protection

When negative transients are present on the  $V_{CC}$  line, the control pins is pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the microcontroller I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

#### **Equation 1**

$$-V_{CCpeak} / I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak}$  = -600 V and  $I_{latchup} \ge 20$  mA;  $V_{OH\mu C} \ge 4.5$  V

30 K $\Omega \le R_{prot} \le 190 \ k\Omega$ .

Recommended value:  $R_{prot} = 56 \text{ k}\Omega$ 

#### Maximum demagnetization energy ( $V_{CC} = 24 \text{ V}$ ) 3.3




Figure 25. Maximum turn-off current versus inductance


Note:

Values are generated with  $R_L = 0~\Omega$ . In case of repetitive pulses,  $T_{jstart}$  (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

### 4 Package and PCB thermal data


#### 4.1 PowerSO-10 thermal data

Figure 26. PowerSO-10 PC board



Layout condition of R<sub>th</sub> and Z<sub>th</sub> measurements (Board finish thickness 1.6 mm +/- 10%; Board double layer; Board dimension 77 x 86; Board Material FR4; Cu thickness 0.070 mm (front and back side); Thermal vias separation 1.2 mm; Thermal via diameter 0.3 mm +/- 0.08 mm; Cu thickness on vias 0.025 mm).

Figure 27. R<sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on)







Figure 28. PowerSO-10 thermal impedance junction ambient single pulse (one channel on)

Figure 29. Thermal fitting model of a double channel HSD in PowerSO-10



 The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

#### **Equation 2: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_P/T$ 

577

**Table 15. Thermal parameters** 

Area/island (cm <sup>2</sup> )	Footprint	2	8
R1 (°C/W)	0.05		
R2 (°C/W)	0.3		
R3 (°C/W)	1.2		
R4 (°C/W)	7		
R5 (°C/W)	13	12	8
R6 (°C/W)	24	20	14
C1 (W.s/°C)	0.05		
C2 (W.s/°C)	0.1		
C3 (W.s/°C)	1		
C4 (W.s/°C)	2		
C5 (W.s/°C)	3	4	8
C6 (W.s/°C)	6	8	14



Package information VN5T006ASP-E

### 5 Package information

### 5.1 ECOPACK<sup>®</sup>

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

### 5.2 PowerSO-10 mechanical data




Figure 30. PowerSO-10 package dimensions

26/31 Doc ID 023829 Rev 4

VN5T006ASP-E Package information

Table 16. PowerSO-10 mechanical data

0	Millimeters		
Symbol	Min.	Тур.	Max.
А	3.35		3.65
A <sup>(1)</sup>	3.4		3.6
A1	0.00		0.10
В	0.40		0.60
B <sup>(1)</sup>	0.37		0.53
С	0.35		0.55
C <sup>(1)</sup>	0.23		0.32
D	9.40		9.60
D1	7.40		7.60
E	9.30		9.50
E2	7.20		7.60
E2 <sup>(1)</sup>	7.30		7.50
E4	5.90		6.10
E4 <sup>(1)</sup>	5.90		6.30
е		1.27	
F	1.25		1.35
F <sup>(1)</sup>	1.20		1.40
Н	13.80		14.40
H <sup>(1)</sup>	13.85		14.35
h		0.50	
L	1.20		1.80
L <sup>(1)</sup>	0.80		1.10
а	00		80
$\alpha^{(1)}$	2º		80

<sup>1.</sup> Muar only POA P013P.

Package information VN5T006ASP-E

#### 5.3 Packing information

Figure 31. PowerSO-10 suggested pad layout and tube shipment (no suffix)





Figure 32. PowerSO-10 tape and reel shipment (suffix "TR")





VN5T006ASP-E Order codes

### 6 Order codes

**Table 17. Device summary** 

Package	Order codes		
Fackage	Tube	Tape and reel	
PowerSO-10	VN5T006ASP-E	VN5T006ASPTR-E	

Revision history VN5T006ASP-E

# 7 Revision history

Table 18. Document revision history

Date	Revision	Changes
19-Dec-2012	1	Initial release.
16-Jan-2013	2	Updated Figure 3: Current and voltage conventions Table 6: Switching (VCC = 24 V; $Tj$ = 25°C): $- dV_{OUT}/dt_{(on)}dV_{OUT}/dt_{(on)}: updated values$ Table 9: Current sense (8 V < $V_{CC}$ < 36 V): $- I_{OL}: removed row$ $- dK/K_{BULB2}, dK/K_{BULB2}: updated test conditions$ Updated Table 22: Turn-On voltage slope and Table 23: Turn-Off voltage slope
16-Jun-2013	3	Changed document status from "preliminary data" to "production data"
17-Sep-2013	4	Updated disclaimer.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

