TMDSEVM6657 SCHEMATIC

MAJOR REVISION HISTORY:

PCB REV.	SCH. REV.	DESCRIPTION	DATE
1.0	0.6	Initial Draft	3-FEB-2012
	1.1	Release for Alpha Boards	20-MAR-2012
2.0	0.5	Release for Beta Boards	26-JUL-2012

I2C ADDRESS TABLE:

REF DES	DESCRIPTION	7 BIT ADDRESS
EEPROM1	DSP EEPROM	0x50, 0x51
U264	ETHERNET EEPROM	0×50


PCB MECHANICAL DETAILS:

- 1. PCB SIZE: 7.11" x 2.89" x 0.063"
- 2. PCB MATERIAL: FR4 IT168G
- 3. NUMBER OF LAYERS: 12
- 4. IMPEDANCE CONTROL: YES

NOTES, UNLESS OTHERWISE SPECIFIED:

- 1. RESISTANCE VALUES ARE IN OHMS.
- 2. CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. PARTS NOT INSTALLED ARE INDICATED WITH 'NU'.
- 4. SIGNAL NET NAMES WITH "#" SUFFIX, ARE ACTIVE LOW SIGNALS.

PCB LAYER STACK-UP DETAILS:



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS. FOR COMMITTED PERFORMANCE AND FUNCTIONALITY OF THE XXXX DEVICE, PLEASE REFER TO THE DEVICE DATA MANUAL.

Copyright (C) 20xx Texas Instruments Incorporated. All rights reserved.

Project TMDSEVM6657		Designed for TI by eInfochips				
Title		TEXA	s	Anton	hine	The Colonian Boosts
COVER F	'AGE	Inst	RUMENTS	Cennoc	IIIh9	The Solutions People
Size	Document Number					Rev
ပိုင	16_00132_02					2.0
Date: Thu	ırsday, July 26, 2012		Sheet	1	of	29

SCHEMATIC PAGE DESCRIPTION:

01: COVER PAGE

02: TABLE OF CONTENTS

03: SYSTEM BLOCK DIAGRAM

04: PLACEMENT

05: POWER CONSUMPTION

06: POWER SEQUENCE

07: POWER DISTRIBUTION

08: CLOCK DIAGRAM

09: FPGA INTERFACE CONTROL

10 : MANAGEMENT MAP 11 : AMC CONNECTOR

12: MMC, HYPERLINK COMM

13: DSP - SERDES PORTS

14: DSP - DDR3

15 : DDR3 & ECC 16 : DSP - EMIF & JTAG

17 : DSP - MISC

18: DSP - CLOCK & SMART REFLEX

19: CLOCK GENERATION

20 : USB - JTAG

21: GIGABIT ETHERNET

22 : FPGA - POWER, RESET CTRL, McBSP

23 : FPGA - BOOT MODE & SMART REFLEX

24 : DSP - POWER 1 25 : DSP - POWER 2


26 : SMART REFLEX & CORE VOLT

27 : POWER SUPPLY 1 28 : POWER SUPPLY 2


29: REVISON HISTORY

Project TMDSEVM6657		Designed for TI by eInfochips					A
Γitle		TEXA	s	Anton	hine	The Solutions People	l
TABLE OF CONTENTS		TEXAS INSTRUMENTS CONTROL The Solutions Pe				The solutions reopte	
Size	Document Number					Rev	
C	16_00132_02					2.0	
Date: The	ursday, July 26, 2012		Sheet	2	of	29	I

BLOCK DIAGRAM



PLACEMENT



PLACEMENT

Size C

Document Number

Date: Thursday, July 26, 2012

16_00132_02

Rev

2.0

4 of 29

Sheet

POWER CONSUMPTION


	Quantity Current Consumed by corresponding device on power supply (mA)				T									
Components Part No.	Description	Per Board	0.75V	1.00V	1.00V	1.20V	1.50V	1.80V	1.80V	2.50V	3.30V	3.30V	5.00V	Total Power (mW)
				CVDD	CVDD1			AUX	VCC		AUX	AMC		
TMS320C6657	CPU	1		2500.00	1000.00		350.00		50.00					4115.00
XC3S200AN-4FTG256C	FPGA	1				125.00		200.00			24.00			589.20
MT41J128M16HA-125	DDR3 SDRAM	2	50.00				525.00							1650.00
MT41J128M16HA-125	DDR3 ECC	0	50.00				525.00							0.00
NAND512R3A2SZA6E	NAND Flash (64MB)	1							15.00					27.00
AT25128B	SPI EEPROM	1									10.00			33.00
FT2232H	USB to JTAG convertor	1							70.00		210.00			819.00
88E1112	Ethernet	1				320.00				338.00				1229.00
MSP430	MMC	1										48.00		158.40
CDCE62005	Clock Generator	1									500.00			1650.00
XDS560v2	XDS560v2 Mezzanine	1									300.00		600.00	3990.00
	Misc	1						100.00			300.00			1170.00
Total Curren	it on individual power supply (mA)		100.00	2500.00	1000.00	445.00	1400.00	300.00	135.00	338.00	1344.00	48.00	600.00	
5	% margin added over design (mA)		105.00	2625.00	1050.00	467.25	1470.00	315.00	141.75	354.90	1411.20	50.40	630.00	
	Power Consumption in (mW)		78.75	2625.00	1050.00	560.70	2205.00	567.00	255.15	887.25	4656.96	166.32	3150.00	16202.13

Vin		
3.3V	TPS73701 3.3V_Aux to 2.5V regulation	372.65 mA
3.3V	TPS73701 3.3V Aux to 1.8V Aux regulation	330.75 mA
3.3V	TPS73701 3.3V Aux to 1.8VCC regulation	148.84 mA
3.3V	TPS73701 3.3V Aux to 1.2V regulation	490.61 mA
1.5V	TPS51200 1.5V to 0.75V regulation	110.25 mA
L		
12.0V	UCD7242 12V to 1V CVDD regulation	243.06 mA
12.0V	UCD7242 12V to CVDD1 regulation	97.22 mA
12.0V	TPS54620 12V to 1.5V regulation	219.48 mA
12.0V	TPS54620 12V to 3.3V AUX regulation	
12.0V	TPS54231 12V to 5V regulation	328.13 mA
L	Total Current @12V	1.83A
L	Total Current @3.3V AMC	0.05A
L	Total Power Consumption	22.18W


Project TMDSEVM6657		Designed for TI by eInfochips			
Title POWER C	CONSUMPTION	TEXA INST	S RUMENTS	einfochi	The Solutions People
Size C	Document Number 16_00132_02				Rev 2.0
Date: Thursday, July 26, 2012		Sheet	5	of 29	

POWER SEQUENCE VCC3V3_MP_AMC MMC VCC3V3_MP VCC3V AUX PG FPGA, FT2232, Misc VCC3V3_AUX RESET FPGA VCC1V8_AUX FPGA, Eth PHY VCC1V2 CVDD VCC_5V_EN VCC5 PG CVDD1 XDS560v2 Mezzanine Card VCC5 VCC2V5_PG DVDD18 UCD9222_ENA1 DVDD15 UCD9222_PG1 UCD9222_ENA2 C6657 Design: UCD9222 PG1, UCD9222 PG 1) CVDD1 should ramp at the same time or shortly following CVDD. Although simultaneous ramping is VCC1V8_EN1 VCC1V8_PG permitted, CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage. 2) DVD15 supply is ramped up following DVDD18. VCC1V5_EN VCC1V5_PG Although ramping DVDD18 and DVDD15 simultaneously is permitted, DVDD15 must never DSP, DDR3 VCC1V5 exceed DVDD18. VCC0V75_EN 3) There is no specific power-up nor power-down sequence defined for FPGA. FPGA_MUX_OE VCC0V75_PG 4) FPGA is first to come up and it generates ENABLE DSP, DDR3 VCC0V75 signal for all power supplies using PGOOD signals. CLOCK2_PLL_LOCK Project Designed for TI by eInfochips TMDSEVM6657 Title TEXAS INSTRUMENTS (Infochips The Solutions People POWER SEQUENCE Document Number Rev Size 16_00132_02 2.0 Date: Thursday, July 26, 2012 Sheet 6 of 29

POWER DISTRIBUTION




CLOCK DIAGRAM





Project	TMDSEVM6657	Desi	gned for Ti	by eInfo	ochip	os
Title CLOCK I	DIAGRAM	TEXA INST	s Ruments	einfo	chips	The Solutions Peopl
Size	Document Number					Rev
C	16_00132_02					2.0
Date: Th	ursday, July 26, 2012		Shee	t 8	0	f 29


FPGA INTERFACE CONTROL DIAGRAM




MANAGEMENT MAP












DDR3 INTERFACE








DDR3 Slew-Rate Setting (DDRSLRATE[1:0]):

- 00 Fastest
- 10 Fast 01 Slow
- 11 Slowest



VCC1V5




DSP0_DDR3_EA12 R53 W 39.2E

DSP0_DDR3_EA13 R54 _____39,2E

DSP0_DDR3_EA14 R55 _____39,2E


DSP0_DDR3_EA15 R86 W 39.2E


Place these resistors at the end of the trace.








Project TMDSEVM6657		Designed for TI by eInfochips		
Title DSP DI	DR3	TEXA INST	S RUMENTS Conioch	ips The Solutions People
Size C	Document Number 16_00132_02	!		Rev 2.0
Date: Thursday, July 26, 2012			Sheet 14	of 29















ETHERNET PHY




Pin to Configuration Bit Mapping

PIN	BIT[1]	BIT[0]
CONFIG0	PHYADR[1]	PHYADR[0]
CONFIG1	PHYADR[3]	PHYADR[2]
CONFIG2	SGMII_CLK	PHYADR[4]
CONFIG3	SEL_TWSI	SEL_VTT
CONFIG4	EEPROM[1]	EEPROM[0]
CONFIG5	MODE[1]	MODE[0]

PIN	VALUE
VDD0	11
STATUS[0]	10
STATUS[1]	01
vss	00


POL_RST	RESET=0	RESET=1
0	Reset	Normal
1 or Floating	Normal	Reset

PIN	VALUE	CONNECTION	INTERPRETATION	
CONFIG0	00	VSS	PHY Address[1:0] is 00	
CONFIG1	10	STATUS[0]	PHY Address[3:2] is 10	
CONFIG2	01	STATUS[1]	SGMII_CLK not supplied; PHY Address[4] is 1	
CONFIG3	00	vss	MDC/MDIO mode; S_VTT & F_VTT int supplied	
CONFIG4	01	STATUS[1]	Start reading from address 0	
CONFIG5	10	STATUS[0]	SGMII MAC Int to Auto Media select (Cu/SGMII)	





ETHERNET JACK

LED (Colour)	Link	No Link
LOS (Orange/Green)	ON	OFF




LED (Colour)	1Gbps		100Mbps		10Mbps	
	Activity	No Activity	Activity	No Activity	Activity	No Activity
Status 0 (Green)	BLINK	SOLID ON	BLINK	SOLID ON	OFF	OFF
Status 1 (Orange)	OFF	OFF	BLINK	SOLID ON	BLINK	SOLID ON








Project TMDSEVM6657 Title GIGABIT ETHERNET		Designed for TI by eInfochips			chips
		TEXAS INSTI	s Ruments	enfoci	hips The Solutions People
Size C Document Number 16_00132_02		.!			Rev 2.0
Date: Thursday, July 26, 2012			Sheet	21	of 29





FPGA, BOOT MODE & SMART REFLEX












BOOT STRAP CONFIGURATION



Boot Configuration

DIP Switch	DSP	BM_GPIO	Primary Function
BM_GPIO0	GPIO0	ENDIANESS	0 - Big Endian 1 - Little Endian
BM_GPIO[4:1]	GPIO[4:1]	BOOTMODE[3:0]	Boot Device
BM_GPIO[10:5]	GPIO[10:5]	BOOTMODE[9:4]	Boot Device Config
BM_GPIO[13:11]	GPIO[13:11]	BOOTMODE[12:10]	PLL Multiplier/I2C
BM_GPIO[15:14]	GPIO[15:14]	PCIESSMODE[1:0]	Endpt/RootComplex

Boot Device

BM_GPIO [4:1]	Boot Device	BM_GPIO [4:1]	Boot Device
0000	Sleep/EMIF16	X 1 0 1	I2C Master
0001	SRIO	0101	I2C Slave
X 0 1 0	Ethernet	X 1 1 0	SPI
0011	NAND	0111	Hyperlink
0100	PCIe	1000	UART

Note: GPIO[10:5] bit definitions depend on the boot mode.

Boot PLL Settings

BM_GPIO [13:11]	Input Clock (in MHz)	BM_GPIO [13:11]	Input Clock (in MHz)
000	50.00	100	156.25
001	66.67	101	250.00
010	80.00	110	312.50
011	100.00	111	122.88


PCIe Mode Selection PCIESSMODE[1:0]


BM_GPIO [15:14]	PCIe Mode
0.0	End-point mode
0 1	Legacy End-point mode (support for legacy INTx
1 0	Root complex mode
11	Reserved


PCIESSEN

BM_GPIO16	PCIe Status
0	PCIe module disabled
1	PCIe module enabled


Project TMDSEVM6657		Designed for TI by eInfochips		
Title		III TEXA	S Infoel	hins The Solutions People
FPGA & BM & SMART REFLEX		TEXAS INSTRUMENTS CINIOCHIPS The Solu		
Size Document Number				Rev
C 16_00132_02				2.0
Date: Thursday, July 26, 2012			Sheet 23	of 29







- C444 and C372 should be mounted adjacent to UCD9222 and connected without a via - Components related to Isense pins should be located adjacent to UCD9222 with tightly coupled gnds.



Resistor Calculation for Isense


Rmon = Vmon/ (Imax x 20 uA/A) Vmon = 12*1.5/(1.5+10.2) = 1.53V


Rmon1 = 1.53*1000/(2.7*20) K = 28.49K

Rmon2 = 1.53*1000/(1.1*20) K = 69.93K

PMBus Address Bins


	110010000000000000000000000000000000000
PMBus Address	PMBus RESISTANCE (Kohm)
OPEN	==
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	






- Vin cap, Pgnd connection and Yout bulk caps must all be connected by a continuous copper pour on outer layer where UCD7242 is mounted.
 If these connections are broken into islands, inductance of vias will degrade the performance of power stage resulting in increased ripple

Project TMDSEVM6657 Title UCD9222RGZR		Designed for TI by eInfochips			ps
		TEXA INST	s RUMENTS &	einfochip	\$ The Solutions Peop
Size C	Document Number 16_00132_02	+			Rev 2.0
Date: Thursday, July 26, 2012			Sheet	26 c	of 29






TMDSEVM6657 - REVISION HISTORY

PCB REV.	SCH. REV.	CHANGE DESCRIPTION	DATE	AUTHOR
1.0	0.6	- CLK3 removed - Series Termination removed from GPIO0 to GPIO13 lines		eInfochips
	1.1	 D9 and D10 part changed with one with higher current capacity. R134 changed to 1K from 4.7K NU resistors R433 and R434 changed to 10K and 1.2K resp. They are to be mounted. R12 and R17 replaced by 100nF caps C1225 and C1226 R70 and R71 mounting status changed from NU to populated. U6 (DDR3 ECC chip) made NU. DDR3 Clock frequency from Clock Gen changed to 50 MHz (software change only). 	20-MAR-2012	eInfochips
2.0	0.1	- Clock buffer U1132 removed. 2 OR gates (U268, U269) and the corresponding circuitry to buffer EMU_TCK added 4 Test Points for Gnd added ETH_SCK net renamed to ETH_SDA - SIGDETunconnected with LOS; its directly pulled high. R145 and R146 removed - SYSPG_D1 LED changed to Yellow colour from Green		eInfochips
	0.2	- 10 nF capacitors (C457 and C460) added on VCC12 input rail of U34. - Capacitors on CVDD rail optimized from two 220uF, two 100uF and four 47uF to two 100uF and two 47uF. - Capacitors on VCC1V0 rail optimized from one 220uF, three 47uF and one 10uF to two 47uF and one 10uF. - An additional 22uF cap (C549) added on VCC12 input for U29. C426 changed from 10nF to 100nF. - R183 changed to 1K from 4.7K. - SIGDET connected to VCC2V5 using R146. - R1273 changed to 4.7K from 10K.	02-MAY-2012	eInfochips
	0.3	- L15 and L16 changed to 2.3uH and 1.2uH respectively - R251 and R373 changed to 22.1K - C549 moved before B158 on 12V plane - C2325 changed from 100nF to 10uF - R2203 made NU and R2226 to be mounted	07-MAY-2012	eInfochips
	0.4	- NOR Flash density label corrected to 32 Mb from 16MB.	20-JUL-2012	eInfochips
	0.5	- DISCLAIMER Changed	26-JUL-2012	eInfochips

Dummy Components







AMC Hole



BRK1 SOCKET_CSBGA625 NU	/
()	₹"
	-6

Mounting Holes













On Board Fiducials

Project	Project TMDSEVM6657		Designed for TI by eInfochips			
Title		TEXA	s	Infochin	The Columbians Decode	
REVISION	I HISTORY	TEXAS INSTRUMENTS CONTOCHIPS The Solutions F			5 The solutions reopte	
Size	Document Number				Rev	
C	16_00132_02				2.0	
Date: Thu	rsdav. July 26, 2012	•	Shee	t 29 c	of 29	