Cyclone[®] III EP3C55 Device Pin-Out PT-EP3C55-1.2

© 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.


The pin connection guidelines in the device pin-out are considered preliminary. These pin connection guidelines should only be used as a recommendation, not as a specification. The use of the pin connection guidelines for any particular design should be verified for device operation, with the datasheet and Altera.

PLEASE REVIEW THE FOLLOWING TERMS AND CONDITIONS CAREFULLY BEFORE USING THE DEVICE PIN-OUT("PIN-OUT") PROVIDED TO YOU. BY USING THE PIN-OUT, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT ("AGREEMENT") BETWEEN YOU AND ALTERA CORPORATION ("ALTERA"). IF YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT DOWNLOAD, COPY, INSTALL, OR USE OF THE PIN-OUT.


- 1. Subject to the terms and conditions of this Agreement, Altera grants to you a license to use the Pin-out to determine the pin connections of the associated Altera programmable logic device or field programmable gate array. You may not use the Pin-out for other purpose. You are expressly prohibited from using the Pin-out with any programmable logic devices or field programmable gate arrays designed or manufactured by any company or entity other than Altera.
- 2. Altera does not guarantee or imply the reliability, serviceability, or function of the Pin-out. The files contained herein are provided 'AS IS'. ALTERA DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT.
- 3. In no event shall the aggregate liability of Altera relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract, or otherwise), exceed One US Dollar (US\$1.00). In no event shall Altera be liable for any lost revenue, lost profits, or other consequential, indirect, or special damages caused by your use of these guidelines even if advised of the possibility of such damages.
- 4. This Agreement shall be governed by the laws of the State of California, without regard to conflict of law or choice of law principles. You agree to submit to the exclusive jurisdiction of the courts in the County of Santa Clara, State of California for the resolution of any dispute or claim arising out of or relating to this Agreement. The parties hereby agree that the party who is not the substantially prevailing party with respect to a dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the substantially prevailing party in relation to such dispute, claim, or controversy, including attorneys' fees.

BY DOWNLOADING OR USING THE PIN-OUT, YOU ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND ALTERA FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND ALTERA, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND ALTERA RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT.

Device Pin-Out Agreement © 2008 Altera Corporation. All rights reserved.




												71011	es (1), (2)
Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
B1	VREFB1N0	VCCD_PLL3			F6	J9							
B1	VREFB1N0	GNDA3			F5	H9							
B1	VREFB1N0	VCCA3			G6	J8							
B1	VREFB1N0	Ю	DIFFIO_L1p		G4	D3							Adj.
B1	VREFB1N0	Ю	DIFFIO_L1n		G3	C2				DQ2L	DQ1L	DQ1L	Adj.
B1	VREFB1N0	Ю	DIFFIO_L2p		B2	D2	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Sep.
B1	VREFB1N0	Ю	DIFFIO_L2n		B1	D1	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Sep.
B1	VREFB1N0	Ю	VREFB1N0		G5	H7							
B1	VREFB1N0	Ю	DIFFIO_L3p	nRESET	E4	G6	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Sep.
B1	VREFB1N0	Ю	DIFFIO_L3n		E3	G5	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Sep.
							DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	
B1	VREFB1N0	IO	DIFFIO_L4p		C2	E3	CDPCLK0	CDPCLK0	CDPCLK0	CDPCLK0	CDPCLK0	CDPCLK0	Sep.
B1	VREFB1N0	IO	DIFFIO_L4n		C1	F3	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Sep.
B1	VREFB1N0	IO	DIFFIO_L5p		D2	F5	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Adj.
B1	VREFB1N0	10	DIFFIO_L5n	DATA1, ASDO	D1	F4							Adj.
B1	VREFB1N0	10			H7	H6							ļ
B1	VREFB1N0	10	DIFFIO_L6p		H6	G4	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L	Adj.
B1	VREFB1N0	10	DIFFIO_L6n		J6	G3	DQ2L	DQ1L	DQ1L				Adj.
B1	VREFB1N0	10	DIFFIO_L7p		H4	H4							Sep.
B1	VREFB1N0	10	DIFFIO_L7n	FLACUL = OF = OOO	H3	H3							Sep.
B1 B1	VREFB1N0	10	DIFFIO_L8p	FLASH_nCE, nCSO	E2 E1	E2		DOM	DOM		DOM	DQ1L	Adj.
	VREFB1N0	10	DIFFIO_L8n		F2	E1	DM2L	DQ1L DM1L0/BWS#1L0	DQ1L DM1L0/BWS#1L0	DM2L	DQ1L	DM1L0/BWS#1L0	Adj.
B1	VREFB1N0	10 10	DIFFIO_L9p		F1	F2	DQ0L			DQ0L	DM1L0/BWS#1L0		Sep.
B1 B1	VREFB1N1 VREFB1N1	10	DIFFIO_L9n		J5	F1 H5	DQUL	DQ1L	DQ1L	DQUL	DQ1L	DQ1L	Sep.
B1	VREFB1N1	10	VREFB1N1		H5	L5							
B1	VREFB1N1	10	DIFFIO L10p		по	J4							Adj.
B1	VREFB1N1	10	DIFFIO_L10p		1	J3				DQ0L	DQ1L	DQ1L	Adj.
B1	VREFB1N1	nSTATUS	DIFFIO_L IVII	nSTATUS	K6	M6				DQUL	DQTL	DQTL	Auj.
B1	VREFB1N1	10	DIFFIO L11p	IISTATOS	J7	G2				DQ0L	DQ1L	DQ1L	Adj.
B1	VREFB1N1	10	DIFFIO L11n		K7	G1				DQUL	DQTL	DQTL	Adj.
	VREFB1N1	10	DIFFIO_L12p		J4	K2	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	DQS0L/CQ1L, DPCLK0	Sep.
B1	VREFB1N1	10	DIFFIO L12n		0-7	K1	51 02.10	5. 62.10	D. 02.10	DQ0L	DQ1L	DQ1L	Sep.
B1	VREFB1N1	10	DIFFIO L13p		H2	M5	DQ0L	DQ1L	DQ1L	DQUL	DQTE	DQTE	Adj.
B1	VREFB1N1	10	DIFFIO L13n		H1	L1	DQ0L	DQ1L	DQ1L	DQ0L	DQ1L	DQ1L	Adj.
B1	VREFB1N1	10	DIFFIO L14p		T	M2	2402	54.2	24.2	2402	54.2	54.2	Adj.
B1	VREFB1N1	Ю	DIFFIO_L14n		J3	M1				DQ0L	DQ1L	DQ1L	Adj.
B1	VREFB1N1	Ю	DIFFIO_L15p		J2	P2	DQ0L	DQ1L	DQ1L				Sep.
B1	VREFB1N1	Ю	DIFFIO L15n		J1	P1	DQ0L	DQ1L	DQ1L	DQ0L	DQ1L	DQ1L	Sep.
B1	VREFB1N1	DCLK	_	DCLK	K2	P3							
B1	VREFB1N1	Ю		DATA0	K1	N7							
B1	VREFB1N1	nCONFIG		nCONFIG	K5	P4							
B1	VREFB1N1	TDI		TDI	L5	P7							
B1	VREFB1N1	TCK		TCK	L2	P5							
B1	VREFB1N1	TMS		TMS	L1	P8							
B1	VREFB1N1	TDO		TDO	L4	P6							1
B1	VREFB1N1	nCE		nCE	L3	R8							
B1	VREFB1N1	CLK0	DIFFCLK_0p		G2	J2							
B1	VREFB1N1	CLK1	DIFFCLK_0n		G1	J1							1
B2	VREFB2N0	CLK2	DIFFCLK_1p		T2	Y2							
B2	VREFB2N0	CLK3	DIFFCLK_1n		T1	Y1							1
B2	VREFB2N0	Ю	DIFFIO_L16p		L6	R2	DQ0L	DQ1L	DQ1L	DQ0L	DQ1L	DQ1L	Sep.
B2	VREFB2N0	IO	DIFFIO_L16n		M6	R1	DQ0L	DQ1L	DQ1L		DQ1L	DQ1L	Sep.





|--|

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
	_			runction							1100		
B2	VREFB2N0	Ю	DIFFIO_L17p		M2	U3	DQ0L	DQ1L	DQ1L	DM0L	DM1L1/BWS#1L1	DM1L1/BWS#1L1	Adj.
B2	VREFB2N0	Ю	DIFFIO_L17n		M1	U4		DQ1L	DQ1L				Adj.
B2	VREFB2N0	Ю	DIFFIO_L18p		M4	R3	DM0L	DM1L1/BWS#1L1	DM1L1/BWS#1L1	DQ1L	DQ3L	DQ1L	Sep.
B2	VREFB2N0	Ю	DIFFIO_L18n		M3	R4	DQ1L	DQ3L	DQ1L	DQ1L	DQ3L	DQ1L	Sep.
B2	VREFB2N0	Ю	DIFFIO_L19p		N2	T4	DQ1L	DQ3L	DQ1L	DQ1L	DQ3L	DQ1L	Adj.
B2	VREFB2N0	IO	DIFFIO_L19n		N1	T3	DQ1L	DQ3L	DQ1L				Adj.
B2	VREFB2N0	IO				R5				DQ1L	DQ3L	DQ1L	
B2	VREFB2N0	10	VREFB2N0		M5	T7	DO 41	2001	2011				
B2	VREFB2N0	10	DIFFIO_L20p		P2	U2	DQ1L	DQ3L	DQ1L	DO II	2001	2011	Sep.
B2	VREFB2N0	10	DIFFIO_L20n		P1	U1	DQ1L	DQ3L	DQ1L	DQ1L	DQ3L DQ3L	DQ1L	Sep.
B2	VREFB2N0	10	DIFFIO_L21p		R2	V4	DQ1L	DQ3L	DQ1L	DQ1L	DQ3L	DQ1L	Adj.
B2	VREFB2N0	10	DIFFIO_L21n		R1	V3	DQ1L	DQ3L	DQ1L	DO 41	2001	2011	Adj.
B2	VREFB2N0	10	DIFFIO_L22p			V2	2011	2001	2011	DQ1L	DQ3L	DQ1L	Sep.
B2	VREFB2N0	10	DIFFIO_L22n		N5	V1	DQ1L	DQ3L	DQ1L	DQ1L	DQ3L	DQ1L	Sep.
B2	VREFB2N0	Ю	DIFFIO_L23p		P4	AB2	DQS1L/CQ1L#, DPCLK1	DQS1L/CQ1L#, DPCLK1	DQS1L/CQ1L#, DPCLK1	DQS1L/CQ1L#, DPCLK1	DQS1L/CQ1L#, DPCLK1	DQS1L/CQ1L#, DPCLK1	Adj.
B2	VREFB2N0	Ю	DIFFIO_L23n		P3	AB1	DQ1L	DQ3L	DQ1L				Adj.
B2	VREFB2N0	IO	DIFFIO_L24p		U2	W2	DM1L/BWS#1L	DM3L0/BWS#3L0	DM1L2/BWS#1L2	DQ1L	DQ3L	DQ1L	Sep.
B2	VREFB2N0	Ю	DIFFIO_L24n		U1	W1	DQ3L	DQ3L	DQ1L	DM1L/BWS#1L	DM3L0/BWS#3L0	DM1L2/BWS#1L2	Sep.
B2	VREFB2N0	IO	DIFFIO_L25p		V2	U6	DQ3L	DQ3L	DQ1L	DQ3L	DQ3L	DQ1L	Adj.
B2	VREFB2N1	IO	DIFFIO_L25n		V1	U5	DQ3L	DQ3L	DQ1L				Adj.
B2	VREFB2N1	IO	DIFFIO_L26p		P5	Y4				DQ3L	DQ3L	DQ1L	Adj.
B2	VREFB2N1	IO	DIFFIO_L26n		N6	Y3	DQ3L	DQ3L	DQ1L				Adj.
B2	VREFB2N1	IO	DIFFIO_L27p		R4	AC2				DQ3L	DQ3L	DQ1L	Sep.
B2	VREFB2N1	Ю	DIFFIO_L27n		R3	AC1				DQ3L	DQ3L	DQ1L	Sep.
B2	VREFB2N1	Ю	DIFFIO_L28p		W2	AC3	DQ3L	DQ3L	DQ1L	DQ3L	DQ3L	DQ1L	Adj.
B2	VREFB2N1	Ю	DIFFIO_L28n		W1	AD3	DQ3L	DQ3L	DQ1L				Adj.
B2	VREFB2N1	Ю	DIFFIO_L29p		Y2	AD2	DQ3L	DQ3L	DQ1L	DQ3L	DQ3L	DQ1L	Adj.
B2	VREFB2N1	Ю	DIFFIO_L29n		Y1	AD1	DQ3L	DQ3L	DQ1L				Adj.
B2	VREFB2N1	Ю				AB3				DQ3L	DQ3L	DQ1L	
B2	VREFB2N1	Ю	VREFB2N1		T3	T8							
B2	VREFB2N1	Ю	DIFFIO_L30p		N7								Sep.
B2	VREFB2N1	Ю	DIFFIO_L30n		P7								Sep.
B2	VREFB2N1	Ю	DIFFIO_L31p		AA2	AA4				DQ3L	DQ3L	DQ1L	Adj.
B2	VREFB2N1	Ю	DIFFIO_L31n		AA1	AA3	DQ3L	DQ3L	DQ1L				Adj.
B2	VREFB2N1	Ю	RUP1		V4	U7							
B2	VREFB2N1	Ю	RDN1		V3	U8							
B2	VREFB2N1	Ю	DIFFIO_L32p		P6	AE2				DQ3L	DQ3L	DQ1L	Adj.
B2	VREFB2N1	Ю	DIFFIO_L32n		R5	AB4							Adj.
B2	VREFB2N1	Ю			T4	AE3	DQS3L/CQ3L#, CDPCLK1	DQS3L/CQ3L#, CDPCLK1	DQS3L/CQ3L#, CDPCLK1	DQS3L/CQ3L#, CDPCLK1	DQS3L/CQ3L#, CDPCLK1	DQS3L/CQ3L#, CDPCLK1	
B2	VREFB2N1	IO	DIFFIO_L33p		T5	AF2	DM3L/BWS#3L	DM3L1/BWS#3L1	DM1L3/BWS#1L3	DM3L/BWS#3L	DM3L1/BWS#3L1	DM1L3/BWS#1L3	Sep.
B2	VREFB2N1	IO	DIFFIO L33n		R6	AE1							Sep.
B2	VREFB2N1	VCCA1	_		T6	Y8							T .
B2	VREFB2N1	GNDA1			U5	AA9							
B2	VREFB2N1	VCCD PLL1			U6	Y9							
B3	VREFB3N1	IO	DIFFIO B1p		V6	AD5							Res.
B3	VREFB3N1	Ю	DIFFIO B1n		V5	AE6	DM3B/BWS#3B	DM3B1/BWS#3B1	DM5B3/BWS#5B3	DM1B			Res.
B3	VREFB3N1	IO	DIFFIO B2p		U7	AD4							Res.
B3	VREFB3N1	IO	DIFFIO B2n	1	U8	AF4	İ		1	DQ1B			Res.
B3	VREFB3N1	IO	DIFFIO B3p	1	Y4	AE4	İ		1				Res.
B3	VREFB3N1	IO	DIFFIO_B3n		Y3	AG3	DQ3B	DQ3B	DQ5B	DQ1B			Res.
-				1	1		DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	1
В3	VREFB3N1	Ю	1		Y6	AD7	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	




Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
B3	VREFB3N1	IO	PLL1 CLKOUTp		AA3	AE5							+
B3	VREFB3N1	IO	PLL1 CLKOUTn		AB3	AF5							+
B3	VREFB3N1	IO	DIFFIO_B4p		W6	AH3	DQ3B	DQ3B	DQ5B	DQ1B			Res.
B3	VREFB3N1	IO	DIFFIO B4n		V7	AF3	DQOD	DQOD	DQOD	שמום			Res.
B3	VREFB3N1	IO	DII 1 10_D4II		AA4	AF6	DQ3B	DQ3B	DQ5B	DQ1B			1100.
B3	VREFB3N1	IO	VREFB3N1		AB4	Y10	5 405	5 405	5 405	54.5			+
B3	VREFB3N1	IO	DIFFIO_B5p		AA5	AG4	DQ3B	DQ3B	DQ5B				Res.
B3	VREFB3N1	IO	DIFFIO B5n		AA6	AH4	5 405	5 405	5 405	DQ1B			Res.
B3	VREFB3N1	IO	DIFFIO B6p		AB6	AD8				DQ1B			Res.
B3	VREFB3N1	IO	DIFFIO B6n		AB5	AC7							Res.
B3	VREFB3N1	IO	DIFFIO B7p		W7	AG6	DQ3B	DQ3B	DQ5B	DQ1B			Res.
B3	VREFB3N1	IO	DIFFIO B7n		Y7	AH6	DQ3B	DQ3B	DQ5B	DQ1B			Res.
B3	VREFB3N1	IO	DIFFIO_B8p		U9	AB9	DQ3B	DQ3B	DQ5B	DM3B/BWS#3B	DM3B1/BWS#3B1	DM5B3/BWS#5B3	Res.
B3	VREFB3N1	IO	DIFFIO B8n		V8	AB8	DQ3B	DQ3B	DQ5B				Res.
B3	VREFB3N1	IO	2		W8	AD10	DQ3B	DQ3B		DQ3B	DQ3B	DQ5B	. 100.
B3	VREFB3N1	IO	DIFFIO_B9p			AG7				DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N1	IO	DIFFIO B9n			AH7				DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N1	IO	DIFFIO B10p		AA7	AB7	DM5B/BWS#5B	DM3B0/BWS#3B0	DM5B2/BWS#5B2	DQOD	DQOD	DQOD	Res.
B3	VREFB3N1	IO	DIFFIO B10n		AB7	AC8	DQ5B	DQ3B	DQ5B	DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N0	IO	DIFFIO_B11p		Y8	AA8	DQ5B	DQ3B	DQ5B	DQJD	DQOD	DQJD	Res.
B3	VREFB3N0	10	DIFFIO B11n		10	AA10	DQOD	DQUD	DQSB	DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N0	IO	DIFFIO B12p			AG8				DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N0	IO	DIFFIO B12n			AH8				DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N0	IO	DIFFIO B13p		T10	AE7				DQJB	DQ3B	DQJB	Res.
B3	VREFB3N0	IO	DIFFIO_B13p		T11	AF7				DQ3B	DQ3B	DQ5B	Res.
B3	VREFB3N0	IO	DIFFIO_B ISII		111	AF9				DQ3B DQ3B	DQ3B	DQ5B DQ5B	Res.
B3	VREFB3N0		DIFFIO B14p			AE8				DQ3B	DQ3B	DQSB	Res.
	VREFB3N0	10	DIFFIO_B14p			AF8				DMED/DMO#ED	DM3B0/BWS#3B0	DM5B2/BWS#5B2	
B3		10	DIFFIO_B14h							DM5B/BWS#5B			Res.
B3	VREFB3N0	10	V/DEEDONIO		\ /O	AE9				DQ5B	DQ3B	DQ5B	+
B3	VREFB3N0	Ю	VREFB3N0		V9	AB11	D000B/000B#	D000D/000D#	D000D/000D#	D000D/000D#	D000D/000D#	D000D/000D#	-
В3	VREFB3N0	10	DIEEIO P1En		V10	AE10	DQS3B/CQ3B#, DPCLK2	DQS3B/CQ3B#, DPCLK2	DQS3B/CQ3B#, DPCLK2	DQS3B/CQ3B#, DPCLK2	DQS3B/CQ3B#, DPCLK2	DQS3B/CQ3B#, DPCLK2	Boo
B3	VREFB3N0	10	DIFFIO_B15p DIFFIO_B15n		V 10	AF10	DFCLRZ	DFCLNZ	DFCLRZ	DQ5B	DQ3B	DQ5B	Res.
B3	VREFB3N0	10	DIFFIO_B13II			AG10				DQ5B DQ5B	DQ3B	DQ5B DQ5B	Res.
B3	VREFB3N0	IO	DIFFIO_B16p		U10	AH10	DQ5B	DQ3B	DQ5B	DQSB	DQ3B	DQSB	Res.
B3	VREFB3N0	10	_		AA8	AE12	DQ5B	DQ3B	DQ5B DQ5B	DQ5B	DQ3B	DQ5B	_
			DIFFIO_B17p							DQSB	DQ3B	DQSB	Res.
B3	VREFB3N0	10	DIFFIO_B17n		AB8	AF12	DQ5B	DQ3B	DQ5B	DOED	DOOD	DOED	Res.
B3	VREFB3N0	Ю	DIFFIO_B18p		AA9	AE11	DQ5B DQS5B/CQ5B#,	DQ3B DQS5B/CQ5B#,		DQ5B DQS5B/CQ5B#,	DQ3B	DQ5B	Res.
В3	VREFB3N0	10	DIFFIO B18n	1	AB9	AF11	DPCLK3	DPCLK3		DQS5B/CQ5B#, DPCLK3	DQS5B/CQ5B#, DPCLK3	DQS5B/CQ5B#, DPCLK3	Res.
B3	VREFB3N0	IO	DIFFIO B19p		U11	AG11	DI OLIKO	DI OLIKO		DQ5B	DQ3B	DQ5B	Res.
B3	VREFB3N0	10	DIFFIO_B19p		V11	AH11	DQ5B	DQ3B	DQ5B	DQ5B DQ5B	DQ3B	DQ5B DQ5B	Res.
В3 В3	VREFB3N0 VREFB3N0	10	DIFFIO_B19h DIFFIO B20p	1	W10	AE13	DQ5B DQ5B	DQ3B	DQ5B	DQ5B DQ5B	DQ3B	DQ5B DQ5B	Res.
В3 В3	VREFB3N0 VREFB3N0			 	Y10	AB13	DQ5B DQ5B	DQ3B DQ3B	DQ5B DQ5B	סמאט	סמאס	しべつロ	
B3	VREFB3N0 VREFB3N0	IO IO	DIFFIO_B20n	-	AA10		DM4B	DM5B1/BWS#5B1		DQ5B	DOSB	DQ5B	Res.
			DIFFIO_B21p	-		AG12	DIVI4B			DGOB	DQ3B	DGOB	
B3	VREFB3N0	10	DIFFIO_B21n	1	AB10	AH12	 	DQ5B	DQ5B				Res.
B3	VREFB3N0	CLK15	DIFFCLK_6p	1	AA11	AG14	1		1		-		+
B3	VREFB3N0	CLK14	DIFFCLK_6n	Ĭ	AB11	AH14	ļ	1					+
B4	VREFB4N1	CLK13	DIFFCLK_7p	1	AA12	AG15	 	1	-				
B4	VREFB4N1	CLK12	DIFFCLK_7n		AB12	AH15				D144D	DAMED A (DIALOUET)	D145D4/D14/0//:	
B4	VREFB4N1	10	DIFFIO_B22p			AC15				DM4B	DM5B1/BWS#5B1	DM5B1/BWS#5B1	Res.
B4	VREFB4N1	10	DIFFIO_B22n		ļ	AD15							Res.
B4	VREFB4N1	10	DIFFIO_B23p		AA13	AE15	DQ4B	DQ5B	DQ5B		DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	DIFFIO_B23n		AB13	AF15	DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B	Res.





Notes (1), (2)	
----------------	--


Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
B4	VREFB4N1	IO	DIFFIO B24p			AG17				DQ4B	DQ5B	DQ5B	Res.
B4	VREFB4N1	Ю	DIFFIO B24n			AH17				DQ4B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	_			AF16				DQ4B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFFIO B25p		AA14	AA16	DQ4B	DQ5B	DQ5B				Res.
B4	VREFB4N1	IO	DIFFIO B25n		AB14	AB16	DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	VREFB4N1		V12	AA15	54.5	2 402	5 405	24.5	5 405	2 402	1.00.
B4	VREFB4N1	IO	***************************************			AE16							1
B4	VREFB4N1	IO	DIFFIO_B26p		W13	AE17	DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B	Res.
5-	VICEI DAIVI	10	Біі 1 10_Б2ор		****	71217	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	1100.
B4	VREFB4N1	Ю	DIFFIO B26n		Y13	AF17	DPCLK4	DPCLK4	DPCLK4	DPCLK4	DPCLK4	DPCLK4	Res.
B4	VREFB4N1	Ю	DIFFIO B27p		AA15	AG18	DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	DIFFIO B27n		AB15	AH18	DQ4B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	DIFFIO B28p		U12	AG19	DQ4B	DQ5B	DQ5B	DQTD	DQOD	DQOD	Res.
B4	VREFB4N1	IO	DIFFIO_B28n		0.12	AH19	DQTD	DQOD	DQOD	DM2B	DM5B0/BWS#5B0	DM5B0/BWS#5B0	Res.
B4	VREFB4N1	IO	DIFFIO B29p		Y14	AC17				DIVIZE	DIVIODO/BYYO//OBO	DIVIODO/DVO//ODO	Res.
B4	VREFB4N1	IO	DIFFIO B29n		Y15	AD17				DQ2B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	DIFFIO B30p		AA16	AG21	DM2B	DM5B0/BWS#5B0	DM5B0/BWS#5B0	DQ2B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	DIFFIO B30n		AB16	AH21	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	Res.
D 4	VKEFD4IVI	10	DIFFIO_B30II		ADIO	АПИ	DQS2B/CQ3B,	DQSB/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,	Res.
B4	VREFB4N1	Ю	DIFFIO_B31p		V13	AE18	DPCLK5	DPCLK5	DPCLK5	DPCLK5	DPCLK5	DPCLK5	Res.
B4	VREFB4N1	10	DIFFIO_B31n		W14	AF18	DECENS	DFOLKS	DECENS	DF OLKS	DFOLKS	DFOLKS	Res.
	VREFB4N1	_				AG22				DOOD	DQ5B	DOED	Res.
B4		10	DIFFIO_B32p		U13		-			DQ2B		DQ5B	
B4	VREFB4N1	10	DIFFIO_B32n		V/4.4	AH22	DOOD	DOED	DOED	DQ2B	DQ5B	DQ5B	Res.
B4	VREFB4N1	IO	DIFFIO_B33p		V14	AG23	DQ2B	DQ5B	DQ5B	DOOD	2052	DOED	Res.
B4	VREFB4N0	IO	DIFFIO_B33n		U14	AH23				DQ2B	DQ5B	DQ5B	Res.
B4	VREFB4N0	IO	DIFFIO_B34p		U15	AE19				DQ2B	DQ5B	DQ5B	Res.
B4	VREFB4N0	IO	DIFFIO_B34n		V15	AF19	DQ2B	DQ5B	DQ5B				Res.
B4	VREFB4N0	Ю	DIFFIO_B35p		W15	AF24	DQ2B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	Res.
B4	VREFB4N0	Ю	DIFFIO_B35n			AF25				DM0B	DQ5B	DQ5B	Res.
B4	VREFB4N0	Ю	DIFFIO_B36p		T14	AE20							Res.
B4	VREFB4N0	Ю	DIFFIO_B36n		T15	AF20	DQ2B	DQ5B	DQ5B	DQ0B			Res.
B4	VREFB4N0	Ю			AB18	AD18	DQ2B	DQ5B	DQ5B	DQ0B			
B4	VREFB4N0	IO	DIFFIO_B37p		AA17	AE21				DQ0B			Res.
B4	VREFB4N0	IO	DIFFIO_B37n		AB17	AF21							Res.
B4	VREFB4N0	IO	VREFB4N0		AA18	AC18							
B4	VREFB4N0	IO	RUP2		AA19	AA17							
B4	VREFB4N0	IO	RDN2		AB19	AB17							
B4	VREFB4N0	Ю	DIFFIO_B38p		W17	AE25	DQ2B	DQ5B	DQ5B	DQ0B			Res.
							DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	
B4	VREFB4N0	Ю	DIFFIO_B38n		Y17	AF26	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	Res.
B4	VREFB4N0	Ю	DIFFIO_B39p		AA20	AG25		DQ5B	DQ5B				Res.
B4	VREFB4N0	Ю	DIFFIO_B39n		AB20	AH25	DQ2B	DQ5B	DQ5B	DQ0B			Res.
B4	VREFB4N0	IO			V16	AF22				DQ0B			
B4	VREFB4N0	Ю	DIFFIO_B40p		U16	AE24				DQ0B			Res.
B4	VREFB4N0	IO	DIFFIO_B40n		U17	AD24							Res.
B4	VREFB4N0	IO	PLL4 CLKOUTp		T16	AE23							
B4	VREFB4N0	IO	PLL4 CLKOUTn		R16	AF23							
B4	VREFB4N0	IO	DIFFIO_B41p		R14	AG26				DQ0B			Res.
B4	VREFB4N0	IO	DIFFIO B41n	1	R15	AH26			İ		1		Res.
B5	VREFB5N1	VCCD PLL4	1	1	V17	Y20			1		1	1	1
B5	VREFB5N1	GNDA4	 	 	V17	AA20			1	<u> </u>	†	†	1
B5	VREFB5N1	VCCA4	+	+	U18	Y21			1		+		
B5	VREFB5N1	IO	DIFFIO_R36n	+	AA22	AC25			+	<u> </u>	+	<u> </u>	Adj.
טט	VREFB5N1	10	DIFFIO_R36p	+	AA22 AA21		 	DM3R1/BWS#3R1	+	 		1	Adj.








Bank	VREFB	Pin Name /	Optional	Configuration	F484/	F780	DQS for X8/X9 in	DOS for X16/X18 in	DQS for X32/X36 in	DQS for X8/X9 in	DQS for X16/X18 in	PKG Note	
	Group	Function	Function(s)	Function	U484	1700	F484/U484	F484/U484	F484/U484	F780	F780	in F780	(3),(4),(5)
B5	VREFB5N1	Ю				AB24				DM3R/BWS#3R	DM3R1/BWS#3R1	DM1R3/BWS#1R3	
B5	VREFB5N1	IO	RUP3		T17	AA22							
B5	VREFB5N1	IO	RDN3		T18	AB23							
							DQS3R/CQ3R#,	DQS3R/CQ3R#,	DQS3R/CQ3R#,	DQS3R/CQ3R#,	DQS3R/CQ3R#,	DQS3R/CQ3R#,	
B5	VREFB5N1	Ю			W20	AF27	CDPCLK4	CDPCLK4	CDPCLK4	CDPCLK4	CDPCLK4	CDPCLK4	
B5	VREFB5N1	10	VREFB5N1		W19	AA24	D00D	D00D	D04D	D00D	DOOD	D04D	
B5	VREFB5N1	10	DIFFIO_R35n		Y22	AD26	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	Adj.
B5	VREFB5N1	10	DIFFIO_R35p		Y21	AC26 AE28	DOOD	DOOD	DOAD	DOOD	DOOD	DOAD	Adj.
B5 B5	VREFB5N1 VREFB5N1	10	DIFFIO_R34n DIFFIO_R34p		U20 U19	AE28 AE27	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	Adj. Adj.
вэ В5	VREFB5N1	10	DIFFIO_R34p		019	AD28				DQ3R	DQ3R	DQ1R	Sep.
B5	VREFB5N1	10	DIFFIO_R33II			AD27				DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R	Sep.
B5	VREFB5N1	10	DIFFIO_R33p		W22	Y24	DQ3R	DQ3R	DQ1R	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R	Adj.
B5	VREFB5N1	10	DIFFIO_R32II		W21	Y23	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R	DQ3R	DQ3R	DQIK	Adj.
B5	VREFB5N1	10	DIFFIO_R32p		T20	AC28	DQSIN	DQJK	DQIN	DQ3R	DQ3R	DQ1R	Sep.
B5	VREFB5N1	10	DIFFIO_R31II		T19	AC27	 		 	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R	Sep.
B5	VREFB5N1	10	DIFFIO R30n		R17	AB26				DQ3R	DQ3R	DQ1R	Adj.
B5	VREFB5N1	IO	DIFFIO R30p		P17	AB25				Daoit	DQUIT	DQIII	Adj.
B5	VREFB5N1	IO	DIFFIO R29n		V22	AA26	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	Adj.
B5	VREFB5N1	10	DIFFIO R29p		V21	AA25	DQ3R	DQ3R	DQ1R	5 40.1	5 4011	54	Adj.
B5	VREFB5N1	IO	DIFFIO R28n		R20	AB28	DQ3R	DQ3R	DQ1R	DM1R/BWS#1R	DM3R0/BWS#3R0	DM1R2/BWS#1R2	Sep.
B5	VREFB5N0	IO	DIFFIO R28p			AB27				DQ1R	DQ3R	DQ1R	Sep.
B5	VREFB5N0	IO	DIFFIO R27n		U22	Y26	DQ3R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	Adj.
B5	VREFB5N0	IO	DIFFIO R27p		U21	Y25	DQ3R	DQ3R	DQ1R				Adj.
B5	VREFB5N0	IO	DIFFIO R26n		R18	W26				DQ1R	DQ3R	DQ1R	Adj.
B5	VREFB5N0	IO	DIFFIO R26p		R19	W25	DM1R/BWS#1R	DM3R0/BWS#3R0	DM1R2/BWS#1R2				Adj.
B5	VREFB5N0	IO	DIFFIO R25n			W27				DQ1R	DQ3R	DQ1R	Sep.
B5	VREFB5N0	IO	DIFFIO_R25p		N16	W28				DQ1R	DQ3R	DQ1R	Sep.
B5	VREFB5N0	IO	DIFFIO_R24n		R22	V28	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	Adj.
B5	VREFB5N0	IO	DIFFIO_R24p		R21	V27	DQ1R	DQ3R	DQ1R				Adj.
B5	VREFB5N0	IO	VREFB5N0		P20	U23							1
B5	VREFB5N0	IO	DIFFIO_R23n		P22	V26	DQ1R	DQ3R	DQ1R				Adj.
B5	VREFB5N0	IO	DIFFIO_R23p		P21	V25	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	Adj.
B5	VREFB5N0	IO	DIFFIO_R22n		N20	U26	DQ1R	DQ3R	DQ1R				Adj.
B5	VREFB5N0	IO	DIFFIO_R22p		N19	U25							Adj.
B5	VREFB5N0	IO	DIFFIO_R21n		N17	U28				DQ1R	DQ3R	DQ1R	Sep.
B5	VREFB5N0	Ю	DIFFIO_R21p		N18	T25	DQS1R/CQ1R#, DPCLK6	DQS1R/CQ1R#, DPCLK6	DQS1R/CQ1R#, DPCLK6	DQS1R/CQ1R#, DPCLK6	DQS1R/CQ1R#, DPCLK6	DQS1R/CQ1R#, DPCLK6	Sep.
B5	VREFB5N0	Ю	DIFFIO_R20n	DEV_OE	N22	T22							Adj.
B5	VREFB5N0	IO	DIFFIO_R20p	DEV_CLRn	N21	T21							Adj.
B5	VREFB5N0	IO	DIFFIO_R19n		M22	R26	DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	Adj.
B5	VREFB5N0	IO	DIFFIO_R19p		M21	R25	DQ1R	DQ3R	DQ1R				Adj.
B5	VREFB5N0	IO	DIFFIO_R18n		M20	R28	DQ1R	DQ3R	DQ1R	DM0R	DM1R1/BWS#1R1	DM1R1/BWS#1R1	Sep.
B5	VREFB5N0	IO	DIFFIO_R18p		M19	R27	DQ1R	DQ3R	DQ1R		DQ1R	DQ1R	Sep.
B5	VREFB5N0	IO			M16	U27							
B5	VREFB5N0	CLK7	DIFFCLK_3n		T22	Y28							
B5	VREFB5N0	CLK6	DIFFCLK_3p		T21	Y27							
B6	VREFB6N1	CLK5	DIFFCLK_2n		G22	J28							
B6	VREFB6N1	CLK4	DIFFCLK_2p		G21	J27							
B6	VREFB6N1	CONF_DONE		CONF_DONE	M18	P24							
B6	VREFB6N1	MSEL0	ļ	MSEL0	M17	N22				ļ	_		
B6	VREFB6N1	MSEL1	ļ	MSEL1	L18	P23				ļ	_		
B6	VREFB6N1	MSEL2		MSEL2	L17	M22							
B6	VREFB6N1	MSEL3	l .	MSEL3	K20	P22							





|--|


													es (<i>1),</i> (2)
Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
B6	VREFB6N1	IO	DIFFIO R17n	INIT DONE	L22	P26							Sep.
B6	VREFB6N1	IO	DIFFIO R17p	CRC ERROR	L21	P25							Sep.
B6	VREFB6N1	IO	VREFB6N1	_	K19	N21							
B6	VREFB6N1	IO	DIFFIO R16n	nCEO	K22	P28							Sep.
B6	VREFB6N1	IO	DIFFIO_R16p	CLKUSR	K21	P27							Sep.
							DQS0R/CQ1R,	DQS0R/CQ1R,	DQS0R/CQ1R,	DQS0R/CQ1R,	DQS0R/CQ1R,	DQS0R/CQ1R,	
B6	VREFB6N1	Ю	DIFFIO_R15n		J22	N26	DPCLK7	DPCLK7		DPCLK7	DPCLK7	DPCLK7	Adj.
B6	VREFB6N1	Ю	DIFFIO_R15p		J21	N25	DM0R	DM1R1/BWS#1R1	DM1R1/BWS#1R1				Adj.
B6	VREFB6N1	IO	DIFFIO_R14n		H22	M28	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R	Sep.
B6	VREFB6N1	10	DIFFIO_R14p		H21	M27	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R	Sep.
B6	VREFB6N1	10	DIFFIO_R13n		K17	M26				DQ0R	DQ1R	DQ1R	Adj.
B6	VREFB6N1	IO	DIFFIO_R13p		K18	M25	DQ0R	DQ1R	DQ1R				Adj.
B6	VREFB6N1	10	DIFFIO_R12n		J18	L28				DQ0R	DQ1R	DQ1R	Sep.
B6	VREFB6N1	10	DIFFIO_R12p			L27				DQ0R	DQ1R	DQ1R	Sep.
B6	VREFB6N1	10	DIFFIO_R11n		F22	L24	DQ0R	DQ1R	DQ1R	DQ0R	DQ1R	DQ1R	Adj.
B6	VREFB6N1	10	DIFFIO_R11p		F21	L23	DQ0R	DQ1R	DQ1R	D00D	2012	D04D	Adj.
B6	VREFB6N1	10	DIFFIO_R10n		J20	K28				DQ0R	DQ1R	DQ1R	Sep.
B6	VREFB6N1	10	DIFFIO_R10p		J19 J17	K27				DQ0R	DQ1R	DQ1R	Sep.
B6	VREFB6N0	10	DIFFIO DO-			L26	DOOD	DO4D	DOAD	DM2R	DM1R0/BWS#1R0	DM1R0/BWS#1R0	A -1:
B6	VREFB6N0	10	DIFFIO_R9n		H20	J26	DQ0R	DQ1R	DQ1R		DOAD	DO4D	Adj.
B6	VREFB6N0	10	DIFFIO_R9p	\ A (=	H19 E22	J25	DQ0R	DQ1R	DQ1R	DOOD	DQ1R	DQ1R	Adj.
B6 B6	VREFB6N0 VREFB6N0	10 10	DIFFIO_R8n DIFFIO_R8p	nWE nOE	E22 E21	G28 G27	DQ0R	DQ1R DQ1R	DQ1R DQ1R	DQ2R DQ2R	DQ1R	DQ1R DQ1R	Sep.
B6	VREFB6N0 VREFB6N0	10	VREFB6N0	NOE	H18	M21		DQTR	DQTR	DQ2R	DQ1R	DQTR	Sep.
B6			VKEFBONU										+
	VREFB6N0	10	DIFFIO D7:		H16	L25	DMOD	DM4 D0/DM0#4 D0	DMADO (DMO#ADO	DOOD	DOAD	DO4D	A -1:
B6	VREFB6N0	10	DIFFIO_R7n		D22	K26	DM2R	DM1R0/BWS#1R0	DM1R0/BWS#1R0	DQ2R	DQ1R	DQ1R	Adj.
B6 B6	VREFB6N0 VREFB6N0	IO IO	DIFFIO_R7p DIFFIO_R6n	nAVD	D21 F20	K25 F28	DQ2R	DQ1R DQ1R	DQ1R DQ1R	DQ2R	DQ1R	DQ1R	Adj. Adj.
B6	VREFB6N0	10	DIFFIO_R6II	NAVD	F19	F27	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R	DQZR	DQIR	DQIR	Adj.
B6	VREFB6N0	10	DIFFIO_R6p	PADD23	G18	E28	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R	DQ2R	DQ1R	DQ1R	Sep.
B6	VREFB6N0	10	DIFFIO_R5II	PADD23	H17	E27	DQZK	DQIK	DQIK	DQ2R DQ2R	DQ1R DQ1R	DQ1R DQ1R	Sep.
B6	VREFB6N0	10	DIFFIO R4n		C22	H26	DQ2R	DQ1R	DQ1R	DQZIN	DQIN	DQIN	Adj.
B6	VREFB6N0	10	DIFFIO_R4p		C21	F26	DQ2R DQ2R	DQ1R DQ1R	DQ1R	DQ2R	DQ1R	DQ1R	Adj.
B6	VREFB6N0	10	DIFFIO_R3n	PADD22	B22	D28	DQ2R	DQ1R	DQ1R	DQZIV	DQIIV	DQIIV	Adj.
B6	VREFB6N0	10	DIFFIO R3p	PADD21	B21	D27	DQ2R	DQ1R	DQ1R	DQ2R	DQ1R	DQ1R	Adj.
B6	VREFB6N0	IO	DIFFIO_R2n	PADD20	C20	C27	DQS2R/CQ3R, CDPCLK5	DQS2R/CQ3R, CDPCLK5	DQS2R/CQ3R, CDPCLK5	DQS2R/CQ3R, CDPCLK5	DQS2R/CQ3R, CDPCLK5	DQS2R/CQ3R, CDPCLK5	Sep.
B6	VREFB6N0	IO	DIFFIO R2p	1713520	D20	D26							Sep.
B6	VREFB6N0	10	DIFFIO_R1n	†	F17	H24	DQ2R	DQ1R	DQ1R				Adj.
B6	VREFB6N0	10	DIFFIO_R1p	1	G17	J22			2				Adj.
B6	VREFB6N0	VCCA2	p		F18	J21							
B6	VREFB6N0	GNDA2			E18	H20							1
B6	VREFB6N0	VCCD PLL2			E17	J20							1
B7	VREFB7N0	IO	DIFFIO_T42n		F16	C26							Res.
B7	VREFB7N0	IO	DIFFIO T42p		E16	B26	DQ2T	DQ5T	DQ5T	DQ0T			Res.
B7	VREFB7N0	IO	DIFFIO T41n		F15	D22	DQ2T	DQ5T	DQ5T	DQ0T			Res.
B7	VREFB7N0	IO	DIFFIO T41p	1	G16	E22	-			DQ0T			Res.
B7	VREFB7N0	IO	DIFFIO T40n		G15	A26				DQ0T			Res.
B7	VREFB7N0	10	DIFFIO_T40p		F14	A25	DQS0T/CQ1T, CDPCLK6	DQS0T/CQ1T, CDPCLK6	DQS0T/CQ1T, CDPCLK6	DQS0T/CQ1T, CDPCLK6	DQS0T/CQ1T, CDPCLK6	DQS0T/CQ1T, CDPCLK6	Res.
B7	VREFB7N0	IO				B25	-			DQ0T			
B7	VREFB7N0	10	DIFFIO_T39n	1	C18	E21			1				Res.
B7	VREFB7N0	IO	DIFFIO T39p		D18	F21				DQ0T			Res.
B7	VREFB7N0	IO	VREFB7N0		D17	F22							





中的人


												NOTE	es (1), (2)
	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
B7	VREFB7N0	Ю	DIFFIO_T38n			D25							Res.
B7	VREFB7N0	IO	DIFFIO_T38p			C25				DQ0T			Res.
B7	VREFB7N0	IO	DIFFIO_T37n		C19	A23	DQ2T	DQ5T	DQ5T	DQ0T			Res.
B7	VREFB7N0	IO	DIFFIO_T37p		D19	B23	DQ2T	DQ5T	DQ5T	DM0T			Res.
B7	VREFB7N0	IO	PLL2_CLKOUTn		A20	C23							
B7	VREFB7N0	IO	PLL2_CLKOUTp		B20	D23							
B7	VREFB7N0	IO	DIFFIO_T36n			C24				DQ2T	DQ5T	DQ5T	Res.
B7	VREFB7N0	IO	DIFFIO_T36p			D24							Res.
B7	VREFB7N0	IO	DIFFIO_T35n			C22				DQ2T	DQ5T	DQ5T	Res.
B7	VREFB7N0	IO	DIFFIO_T35p		C17	D21	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T	Res.
B7	VREFB7N0	IO	RUP4		B19	F19							
B7	VREFB7N0	IO	RDN4		A19	E19							
B7	VREFB7N0	IO				C21				DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	Ю	DIFFIO_T34n		A18	A22	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T	Res.
	VREFB7N0	Ю	DIFFIO_T34p	PADD0	B18	B22						ļ	Res.
B7	VREFB7N0	Ю	DIFFIO_T33n	ļ	D15	A21				DQ2T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO_T33p		E15	B21	DQ2T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO_T32n		G14	E18				DQ2T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO_T32p		G13	F18							Res.
B7	VREFB7N1	IO	DIFFIO_T31n	PADD1	A17	C18	DQ2T	DQ5T	DQ5T		DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO_T31p	PADD2	B17	D18		DQ5T	DQ5T				Res.
B7	VREFB7N1	IO	DIFFIO_T30n		A16	C20	DM2T	DM5T0/BWS#5T0	DM5T0/BWS#5T0	DM2T	DM5T0/BWS#5T0	DM5T0/BWS#5T0	Res.
B7	VREFB7N1	IO	DIFFIO_T30p		B16	D20	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO_T29n			C19				DQ4T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO_T29p			D19							Res.
B7	VREFB7N1	IO	VREFB7N1		C15	G17							
B7	VREFB7N1	IO	DIFFIO_T28n	PADD3	E14	C17	DQ4T	DQ5T		DQ4T	DQ5T	DQ5T	Res.
В7	VREFB7N1	Ю	DIFFIO T28p	PADD4	F13	D17	DQS2T/CQ3T, DPCLK8	DQS2T/CQ3T, DPCLK8	DQS2T/CQ3T, DPCLK8	DQS2T/CQ3T, DPCLK8	DQS2T/CQ3T, DPCLK8	DQS2T/CQ3T, DPCLK8	Res.
B7	VREFB7N1	10	DIFFIO T27n	PADD5	A15	A19	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	DIFFIO T27p	PADD6	B15	B19	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T	Res.
B7	VREFB7N1	10	DIFFIO T26n	PADD7	C13	A18	DQTI	DQUI	DQUI	DQTI	Daoi	Daoi	Res.
B7	VREFB7N1	10	DIFFIO T26p	PADD8	D13	B18	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T	Res.
B7	VREFB7N1	IO	5ozop	. 7.550	5.0	E17	24	240.	240.	DQ4T	DQ5T	DQ5T	1.00.
B7	VREFB7N1	IO			E13	G15				34::	240.	540.	
B7	VREFB7N1	IO	DIFFIO T25n	PADD9	A14	C16	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T	Res.
B7	VREFB7N1	10	DIFFIO T25p	PADD10	B14	D16	DQ4T	DQ5T	DQ5T	34::	240.	540.	Res.
B7	VREFB7N1	IO	DIFFIO T24n	PADD11	A13	A17	DQ4T	DQ5T	DQ5T		DQ5T	DQ5T	Res.
			_				DQS4T/CQ5T, DPCLK9	DQS4T/CQ5T, DPCLK9	DQS4T/CQ5T, DPCLK9	DQS4T/CQ5T, DPCLK9	DQS4T/CQ5T, DPCLK9	DQS4T/CQ5T, DPCLK9	
	VREFB7N1 VREFB7N1	10	DIFFIO_T24p	PADD12	B13 E12	B17	DPCLK9	DPCLK9 DQ5T	DPCLK9 DQ5T	DPCLK9 DM4T	DM5T1/BWS#5T1		Res.
B7			DIEEIO TOO-	PADD13	E12	E15		DQ51	DQ51	DIM4 I	DIM211/BW2#211	DM5T1/BWS#5T1	D
B7	VREFB7N1	10	DIFFIO_T23n			C15	DMAT	DMETA/DMO#ETA	DMETA/DMO#ETA	DOST	DOOT	DOST	Res.
B7	VREFB7N1	10	DIFFIO_T23p	PADD14	F11	D15	DM4T	DM5T1/BWS#5T1	DM5T1/BWS#5T1	DQ5T	DQ3T	DQ5T	Res.
B7 B7	VREFB7N1 VREFB7N1	CLK8 CLK9	DIFFCLK_5n DIFFCLK_5p		A12 B12	A15 B15							
B8	VREFB8N0	CLK10	DIFFCLK 4n		A11	A14							1
B8	VREFB8N0	CLK10	DIFFCLK_4II	1	B11	B14						1	
B8	VREFB8N0	IO	DIFFIO T22n	1	D10	C13	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T	Res.
B8	VREFB8N0	10	DIFFIO_122II	1	E10	D13	ונשטו	וטעטו	וטעטו	DQ5T	DQ3T	DQ5T	Res.
B8	VREFB8N0	10	DIFFIO_122p	1	A10	C14	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T	Res.
B8	VREFB8N0	10	DIFFIO_12111 DIFFIO T21p	PADD15	B10	D14	ולאטו	ומאטו	המטו	ועטו	האטו	המיו	Res.
B8	VREFB8N0	10	DIFFIO_121p	PADD 15 PADD 16	A9	C12	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T	Res.
50	VICE DOINU	10	Dil 1 10_12011	ו עסט וו	ΛĐ	012	DQS1 DQS5T/CQ5T#,	DQS1/CQ5T#,	DQS1/CQ5T#,	DQS1 DQS5T/CQ5T#,	DQS5T/CQ5T#,	DQS1/CQ5T#,	1103.
B8	VREFB8N0	Ю	DIFFIO_T20p	PADD17	В9	D12	DPCLK10	DPCLK10		DPCLK10	DPCLK10	DPCLK10	Res.






ATTERA.

	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
B8	VREFB8N0	Ю	DIFFIO T19n			A12				DQ5T	DQ3T	DQ5T	Res.
B8	VREFB8N0	IO	DIFFIO T19p			B12				- 4,0 .			Res.
B8	VREFB8N0	10	VREFB8N0		C10	G14							1.00.
B8	VREFB8N0	10	DIFFIO T18n		G11	F14							Res.
B8	VREFB8N0	10	DIFFIO T18p		011	E14				DQ5T	DQ3T	DQ5T	Res.
B8	VREFB8N0	10	DIFFIO T17n	DATA2	A8	A11	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T	Res.
<u>В</u> 8	VREFB8N0	10	DIFFIO_T17II	DATA3	B8	B11	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T	Res.
		10		PADD18	A7		DQ5T		DQ5T	DQ31	DQ31	DQ31	
B8 B8	VREFB8N0 VREFB8N0		DIFFIO_T16n	DATA4	B7	A10 B10	DQ5T	DQ3T DQ3T	DQ5T	DM5T/BWS#5T	DM3T0/BWS#3T0	DM5T2/BWS#5T2	Res.
		10	DIFFIO_T16p							DIVID1/BVV5#31	DIVI310/BVV5#310	DIVID12/BVV5#312	Res.
B8	VREFB8N0	10	DIFFIO_T15n	PADD19	A6	G13	DQ5T	DQ3T	DQ5T	DOOT	DOOT	DOST	Res.
B8	VREFB8N0	IO	DIFFIO_T15p	DATA15	B6	H13	DQ5T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N0	IO	DIFFIO_T14n		E9	C10				DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N0	Ю	DIFFIO_T14p			D10				DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N0	Ю	DIFFIO_T13n	DATA14	C8	E12	DQS3T/CQ3T#, DPCLK11	DQS3T/CQ3T#, DPCLK11	DQS3T/CQ3T#, DPCLK11	DQS3T/CQ3T#, DPCLK11	DQS3T/CQ3T#, DPCLK11	DQS3T/CQ3T#, DPCLK11	Res.
B8	VREFB8N0	IO	DIFFIO_T13p	DATA13	C7	F12	DM5T/BWS#5T	DM3T0/BWS#3T0	DM5T2/BWS#5T2				Res.
B8	VREFB8N0	IO	DIFFIO_T12n		D8	E11				DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N0	IO	DIFFIO T12p		E8	F11							Res.
B8	VREFB8N0	IO	DIFFIO T11n			A7				DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N1	10	DIFFIO T11p	DATA5	A5	B7	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N1	IO	VREFB8N1	Brino	B5	G12	DQUI	DQUI	Daoi	Daoi	Daoi	Daoi	1100.
B8	VREFB8N1	IO	DIFFIO T10n		G10	A6							Res.
B8	VREFB8N1	10	DIFFIO T10p	DATA6	F10	B6	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N1	10	DIFFIO_T9n	DATA7	C6	C11	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	Res.
				DATAI			DQ31	DQ31	ולטטו	DQ31	DQ31	DQ31	
B8	VREFB8N1	10	DIFFIO_T9p		D7	D11	DOOT	DOOT	DOST	DOOT	DOOT	DOST	Res.
B8	VREFB8N1	IO	DIFFIO_T8n		A4	C9	DQ3T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T	Res.
B8	VREFB8N1	Ю	DIFFIO_T8p	DATA8	B4	D9	DQ3T	DQ3T	DQ5T				Res.
B8	VREFB8N1	Ю	DIFFIO_T7n	DATA9	F8	A8	DQ3T	DQ3T	DQ5T	DM3T/BWS#3T	DM3T1/BWS#3T1	DM5T3/BWS#5T3	Res.
B8	VREFB8N1	Ю	DIFFIO_T7p		G8	B8							Res.
B8	VREFB8N1	Ю	DIFFIO_T6n			C8				DQ1T			Res.
B8	VREFB8N1	Ю	DIFFIO_T6p			D8				DQ1T			Res.
B8	VREFB8N1	IO	DIFFIO_T5n	DATA10	A3	C7	DQ3T	DQ3T	DQ5T	DQ1T			Res.
B8	VREFB8N1	IO	DIFFIO_T5p	DATA11	B3	D7	DQ3T	DQ3T	DQ5T				Res.
B8	VREFB8N1	IO	DIFFIO_T4n		D6	D6				DQ1T			Res.
B8	VREFB8N1	IO	DIFFIO_T4p		E7	G9							Res.
B8	VREFB8N1	IO	DIFFIO T3n		C3	A4	DQ3T	DQ3T	DQ5T	DQ1T			Res.
B8	VREFB8N1	10	DIFFIO_T3p	DATA12	C4	В4	DQS1T/CQ1T#, CDPCLK7	DQS1T/CQ1T#, CDPCLK7	DQS1T/CQ1T#, CDPCLK7	DQS1T/CQ1T#, CDPCLK7	DQS1T/CQ1T#, CDPCLK7	DQS1T/CQ1T#, CDPCLK7	Res.
B8	VREFB8N1	IO	DIFFIO T2n		F7	B3	DM3T/BWS#3T	DM3T1/BWS#3T1	DM5T3/BWS#5T3				Res.
B8	VREFB8N1	10	DIFFIO_T2p		G7	A3	5.11.0.17.5.17.0.17.0.1	5.1.01.1.5110.1011	5	DQ1T			Res.
B8	VREFB8N1	10	Вігтю_тгр		F9	C6				DQ1T			1100.
B8	VREFB8N1	10	PLL3_CLKOUTn		E6	C5				Dan			+
B8	VREFB8N1	10	PLL3_CLKOUTp		E5	D5							+
B8	VREFB8N1	10	DIFFIO T1n		G9	C4				DQ1T			Res.
					Ge	D4							
B8	VREFB8N1	10	DIFFIO_T1p							DM1T			Res.
B8	VREFB8N1	Ю				E4							_
		VCCINT	ļ		J11	K9							
		VCCINT	ļ		J12	K11			ļ			ļ	
		VCCINT			L14	K13							<u> </u>
		VCCINT			M14	K15							<u> </u>
		VCCINT			P11	K17							
		VCCINT		_	P12	K19		_					
		VCCINT			L9	L10							1
		VCCINT			М9	L12							T






Bank	VREFB	Pin Name /	Optional	Configuration		F780	DQS for X8/X9 in	DQS for X16/X18 in	DQS for X32/X36 in	DQS for X8/X9 in	DQS for X16/X18 in	DQS for X32/X36	PKG Note
Number	Group	Function	Function(s)	Function	U484		F484/U484	F484/U484	F484/U484	F780	F780	in F780	(3),(4),(5)
		VOCINT			140	144							
		VCCINT VCCINT	_		J13 J14	L14 L16							-
		VCCINT			K14	L18							+
-		VCCINT				L20							+
-		VCCINT			K9	M9							+
		VCCINT				M11							+
		VCCINT			P9	M13							+
-		VCCINT			P10	M15							+
		VCCINT				M17							+
		VCCINT			P14	M19							+
		VCCINT			N14	N10							1
		VCCINT			J16	N12							1
		VCCINT			K15	N14							+
		VCCINT			L16	N16							
		VCCINT			M15	N18							
		VCCINT			R12	N20							
		VCCINT				P9							1
		VCCINT			R8	P11							
		VCCINT			H9	P13							1
		VCCINT			G12	P15							1
		VCCINT			J8	P17							
		VCCINT			M8	P19							
		VCCINT			T7	R10							
		VCCINT			T9	R12							
		VCCINT				R14							
		VCCINT			P15	R16							
		VCCINT			H15	R18							
		VCCINT			H11	R20							
		VCCINT			K8	T9							
		VCCINT			L7	T11							
		VCCINT				T13							
		VCCINT				T15							
		VCCINT			_	T17							
		VCCINT				T19							+
		VCCINT				U10							-
		VCCINT				U12							+
		VCCINT	_		_	U14 U16							-
		VCCINT VCCINT				U18							+
		VCCINT			_	U20							+
		VCCINT			_	V9							+
		VCCINT			_	V9 V11							+
		VCCINT				V11							+
		VCCINT				V15							+
	 	VCCINT	+	+	-	V17	 						+
	 	VCCINT	+	+	_	V17	1						+
		VCCINT				W10	1		<u> </u>				1
		VCCINT		1		W12	1		<u> </u>				+
		VCCINT		1		W14	İ	1	1				1
		VCCINT				W16	1						1
		VCCINT				W18							1
		VCCINT				W20							1
	1	VCCIO1			D4	B1							1





	古彩
--	----


Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
		VCCIO1			F4	H1							1
		VCCIO1			K4	K5							
		VCCIO1				N1							
		VCCIO1				N5							
		VCCIO2			N4	AA1							
		VCCIO2			U4	AG1							
		VCCIO2			W4	T1							
		VCCIO2				T5							
		VCCIO2				W5							
		VCCIO3			AB2	AA11							
		VCCIO3			W5	AD6							
		VCCIO3			W9	AD9							1
		VCCIO3			W11	AD13							1
		VCCIO3				AH2							1
		VCCIO3				AH5							
		VCCIO3				AH9							1
		VCCIO3	İ	1		AH13	1						†
		VCCIO4	İ	İ	AB21	AA18							1
		VCCIO4	†		W12	AD16							+
		VCCIO4			W16	AD20							+
		VCCIO4			W18	AD23							+
		VCCIO4				AH16							+
	1	VCCIO4			-	AH20							+
	1	VCCIO4			-	AH24							+
		VCCIO4				AH27							+
		VCCIO5			P18	AA28							+
		VCCIO5			V19	AG28							+
		VCCIO5			Y19	T24							+
	1	VCCIO5	+		119	T28							+
		VCCIO5				W24							+
		VCCIO6			E19	B28							+
		VCCIO6			G19	H28							+
		VCCIO6	+		L19	K24							+
	1	VCCIO6	_		LIS	N24							+
	1		_		_	N28							+
		VCCIO6 VCCIO7			101	N26 A16							+
		VCCIO7			A21 D12	A16 A20							
						A24							+
		VCCIO7			D14								
		VCCIO7			D16	A27							
	 	VCCIO7	+	+		E16	<u> </u>						+
		VCCIO7	1			E20							
		VCCIO7	1			E23							
	<u> </u>	VCCIO7	+	1		H18	ļ						+
	<u> </u>	VCCIO8	1		A2	A2	ļ				-		
		VCCIO8	-			A5	ļ						
	<u> </u>	VCCIO8	1		D9	A9	ļ						+
	ļ	VCCIO8	1		D11	A13	<u> </u>						4
	ļ	VCCIO8	1			E6	ļ						4
		VCCIO8	1			E9							
		VCCIO8	1			E13							4
	ļ	VCCIO8	1			H11							
		GND			L10	K10							
		GND			L11	K12							






ALES	
------	--

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
		GND			M10	K14							+
		GND			M11	K16							
		GND			L12	K18							
		GND			L13	K20							
		GND			M12	L9							
		GND			M13	L11							
		GND			N11	L13							
		GND			K11	L15							1
		GND			N12	L17							1
		GND			K12	L19							1
		GND			K13	M10							1
		GND			N13	M12							1
		GND			N10	M14							1
		GND			K10	M16							1
		GND			J9	M18							1
		GND			F12	M20							1
		GND			H12	N9							1
		GND			H13	N11							1
		GND			J15	N13							
		GND			K16	N15							
		GND			L15	N17							
		GND			N15	N19							
		GND			R13	P10							
		GND			R11	P12							
		GND			R9	P14							
		GND			P8	P16							
		GND				P18							
		GND			H10	P20							
		GND			H8	R9							
		GND				R11							
		GND			R7	R13							
		GND			T8	R15							
		GND			T12	R17							
		GND			P16	R19							1
		GND			L8	T10							
		GND			M7	T12							
		GND				T14							
		GND				T16							
		GND				T18							
		GND				T20							1
		GND				U9			1				1
		GND				U11							1
		GND				U13							1
		GND				U15			1				1
		GND				U17							1
		GND				U19							1
		GND				V10			1				1
		GND				V12							†
		GND	1		1	V14			1				1
		GND				V16							+
		GND	1			V18							1
		GND		1		V20							+
	1	GND	1	+		W9	†				†		+




\longrightarrow	Group	Function	Function(s)	Function	U484		F484/U484	DQS for X16/X18 in F484/U484	F484/U484	F780	F780	in F780	PKG Note (3),(4),(5)
		GND				W11							+
		GND				W13							1
		GND				W15							1
		GND				W17							+
		GND				W19							+
+		GND			A1	AA2							+
+		GND				AA27							+
\longrightarrow		GND			C9	AC6							+
		GND				AC9							+
		GND	+		C11	AC13	<u> </u>						+
		GND			C12	AC 13	-						+
		GND		_	C14	AC16							+
		GND			C16	AC20							
		GND			A22	AC23							
		GND			E20	AF1							
		GND			G20	AF28							
		GND			L20	AG2							1
		GND			P19	AG5							
		GND			V20	AG9							
		GND			Y20	AG13							
		GND			AB22	AG16							
		GND			Y18	AG20							
		GND				AG24							1
		GND			Y12	AG27							
		GND			Y11	B2							1
		GND			Y9	B5							+
-		GND			Y5	B9							+
		GND			AB1	B13							+
+		GND			N3	B16							+
		GND			U3	B20							+
							-						+
		GND			W3	B24	-						+
		GND		_	D3	B27							+
		GND			F3	C1							
		GND			K3	C28							
		GND				F6							
		GND				F9							
		GND		1		F13		ļ					1
		GND				F16							
		GND				F20							1
		GND				F23							
		GND				H2							
		GND				H27							
		GND				J11							
		GND				J18							1
		GND				K6							1
		GND				K23							1
		GND		1		N2		1					+
-		GND				N6							+
		GND	+			N23							+
		GND	+	1		N27		1					+
\longrightarrow		GND	1	1		T2		1			1		+
			+	+	_			1					+
		GND		+		T6 T23		 					+
\longrightarrow		GND											






	自由	
Rank	VRFFR	Pin Name /

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
		GND				W6							+
		GND				W23							
		GND				Y11							
		GND				Y18							
		NC				AA5							
		NC				AA6							
		NC				AA7							1
		NC				AA12							
		NC				AA13							
		NC	1			AA14							+
		NC	1			AA19							+
		NC				AA21							+
		NC				AA23							+
		NC				AB5							+
	1	NC	 	 		AB6			<u> </u>	1			†
		NC	+	+		AB10							+
	 	NC	1	+		AB12			 	1			+
		NC	1	1		AB14				1			+
	1	NC	1	+		AB15			 	1	1		+
		NC				AB18							+
	1	NC	_			AB19							+
	1	NC				AB 19	<u> </u>						
							-						+
		NC				AB21							_
		NC			_	AB22							+
		NC				AC4							
		NC				AC5							
		NC				AC10							
		NC				AC11							
		NC				AC12							
		NC				AC14							
		NC				AC19							
		NC				AC21							
		NC				AC22							
		NC				AD11							
		NC				AD12							
		NC				AD14							
		NC				AD19							
		NC				AD21							I
		NC				AD22							
		NC				AD25							T
		NC				AE14							1
		NC				AE22							1
		NC	1			AE26				İ			†
	1	NC	1	1		AF13			1	1			1
		NC	1	1		AF14			1	1			+
		NC	†	1		C3							+
		NC	+	+		E5							†
		NC	+	+		E7							†
		NC	+	+		E8							+
		NC	1	1		E10				1			+
		NC	+	+		E24							+
			+	+	_				-				+
	1	NC	+	+	-	E25			1	1			+
		NC				E26				1			



|--|

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
		NC				F7							
		NC				F8							
		NC				F10							
		NC				F15							
		NC				F17							1
		NC				F24							+
		NC				F25							+
		NC				G7							+
		NC				G8							+
		NC				G10							+
		NC				G11							+
													+
		NC				G16							+
		NC				G18							+
		NC				G19		1	1				+
		NC	1			G20	ļ				ļ		
		NC	1			G21	ļ	ļ					
		NC				G22	ļ	ļ	ļ				
		NC				G23							
		NC				G24							
		NC				G25							
		NC				G26							
		NC				H8							
		NC				H10							
		NC				H12							
		NC				H14							1
		NC				H15							1
		NC				H16							+
		NC				H17							+
		NC				H19							+
		NC				H21							+
		NC				H22							+
		NC				H23							+
		NC				L22							+
		NC			_	H25							+
		NC NC			_								+
		NC				J5							+
		NC				J6							4
		NC	1			J7	ļ						
		NC				J10	ļ						
		NC	1			J12	ļ	ļ					
		NC				J13							
		NC				J14							
		NC				J15							
		NC				J16							
		NC				J17]]				
		NC				J19							
		NC				J23							
		NC				J24							1
		NC				K3							1
		NC	1			K4	İ	İ	İ				+
		NC				K7							+
		NC		+		K8		1					+
		NC	1	+		K21	<u> </u>	1	1		1		+
	 	NC	+			K22	†	1	1				+
	l	INC	1			N22	1	l .	l .		l .	l	





ATTERA.

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F780	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484	DQS for X8/X9 in F780	DQS for X16/X18 in F780	DQS for X32/X36 in F780	PKG Note (3),(4),(5)
		NC				L2							+
		NC				L3							+
		NC				L4							+
		NC				L6							+
		NC				L7							+
		NC				L8							+
		NC				L21							+
		NC				M3							+
		NC				M4							+
		NC				M7							+
		NC				M8							+
		NC				M23							+
		NC			_	M24							-
		NC NC				N3							+
	-	NC NC	†			N3 N4	1		1				+
		NC NC	1			N8							+
		NC NC	1			INQ DO4							+
		NC NC	1			P21 R6							+
		NC											_
		NC				R7							_
		NC				R21							_
		NC				R22							_
		NC				R23							_
		NC				R24							_
		NC				T26							_
		NC				U21							
		NC				U22							
		NC				U24							
		NC				V5							
		NC				V6							
		NC				V7							
		NC				V8							
		NC				V21							
		NC				V22							
		NC				V23							
		NC				V24							
		NC				W3							
		NC				W4							
		NC				W7							
		NC				W8							
		NC				W21							
		NC				W22							
		NC				Y5							
		NC				Y6							
		NC				Y7							
		NC				Y12							
		NC				Y13							
		NC				Y14							1
		NC	1			Y15							1
		NC	1			Y16							1
		NC	İ			Y17		İ	1				+
		NC				Y19		İ					†
		NC	1			Y22	1	İ	1				1



Pin Information for the Cyclone[®] III EP3C55 Device Version 1.2

Notes (1), (2)

Bank	VREFB	Pin Name /	Optional	Configuration	F484/	F780	DQS for X8/X9 in	DQS for X16/X18 in	DQS for X32/X36 in	DQS for X8/X9 in	DQS for X16/X18 in	DQS for X32/X36	PKG Note
Number	Group	Function	Function(s)	Function	U484		F484/U484	F484/U484	F484/U484	F780	F780	in F780	(3),(4),(5)

Notes:


- (1) If the p pin or n pin is not available for the package, the particular differential pair is not supported.
- (2) DQS pins that do not have the associated DQ pins are not supported.
- (3) "Adj." in PKG NOTE denotes the dedicated differential output drivers with p and n pins located adjacent to each other.
- (4) "Sep." in PKG NOTE denotes the dedicated differential output drivers with p and n pins not located adjacent to each other.
- (5) "Res." in PKG NOTE denotes differential output drivers that require external resistor network.



ZAYUI = ñºA\.			Note (1) Version 1.2
Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description	Connection Guidelines
Altera provides these guidelines only	as recommendations	. It is the responsibility of the designer to apply simulation results to the design to ver	ify proper device functionality.
	1	Supply and Reference Pins	THE VOCAL TO THE PART OF THE P
VCCINT	Power	These are internal logic array voltage supply pins.	All VCCINT pins must be connected to 1.2V supply. Decoupling depends on the design decoupling requirements of the specific board. See Note (8).
Vociota di		These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the input and output buffers for all I/O standards. VCCIO powers up the JTAG pins (TCK, TMS, TDI and TDO) and the following configuration pins: nCONFIG, DCLK, DATA[15.0], nCE, nCEO, nWE, nRESET, nOE, FLASH nCE, nCSO and CLKUSR.	Decoupling depends on the design decoupling requirements of the specific board. See Note (8).
VCCIO[18] GND	Power		
GND	Ground	Device ground pins. All GND pins should be connected to the board GND plane.	All GND pins should be connected to the board GND plane.
		Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-referenced pins for the bank. If voltage-referenced I/O standards	If VREF pins are not used, the designer should connect them to either the VCCIO in the bank in which the pin
VREFB[18]N[02] (Note 2)	I/O	are not used in the bank, the VREF pins are available as user I/O pins.	resides or GND. Decoupling depends on the design decoupling requirements of the specific board. See Note (8). The designer must connect these pins to 2.5V, even if the PLL is not used. These pins must be powered up and
			powered down at the same time. Connect VCCA[14] pins together. VCCA supply to the chip should be isolated.
VCCA[14] (Note 3)	Power	Supply (analog) voltage for PLLs[14] and other analog circuits in the device.	See Note(9) for details. See Note(10) for recommended decoupling. The designer must connect these pins to 1.2V, even if the PLL is not used.Connect VCCD_PLL[1.4] pins together.
			VCCD_PLL supply to the chip should be isolated. See Note(9) for details. See Note (11) for recommended
VCCD_PLL[14] (Note 3)	Power	Supply (digital) voltage for PLLs[14].	decoupling.
		Reference pins for on-chip termination (OCT) block in I/O banks 2, 4, 5 and 7. The external precision	When the device does not use this dedicated insulfactor and are size assistance as a 1/0 the size as he
RUP[14]	I/O, Input	resistor Rup must be connected to the designated RUP pin within the same bank. If not required, this pin is a regular I/O pin.	When the device does not use this dedicated input for the external precision resistor or as an I/O, the pin can be connected to VCCIO of the bank in which the RUP pin resides or GND.
	.,	Reference pins for on-chip termination (OCT) block in I/O banks 2, 4, 5 and 7. The external precision	
RDN[1, 4]	I/O. Input	resistor Rdn must be connected to the designated RDN pin within the same bank. If not required, this pin is a regular I/O pin.	When the device does not use this dedicated input for the external precision resistor or as an I/O, it is recommended that the pin be connected to GND.
GNDA[14] (Note 3)	Ground	Ground for PLL[14]. You can connect these pins to GND plane on the board.	The designer should connect these pins to an isolated analog ground plane on the board.
NC	No Connect	Do not drive signals into these pins.	Do not connect these pins to an isolated analog ground plane on the board.
NC .	NO COMPECT	Dedicated Configuration/JTAG Pins	Do not connect these pins to any signal.
	Input (PS, FPP)	Dedicated configuration clock pin. In PS and PP configuration modes, DCLK is used to clock configuration data from an external source into the Cyclone III device. In AS and AP modes, DCLK is	DCLK should not be left floating. In JTAG configuration and schemes that use an external host, designer should drive it high or low, whichever is more convenient on the board. In AS and AP mode, the DCLK has an internal pull-
DCLK	Output (AS, AP)	an output from the Cyclone III device that provides timing for the configuration interface.	up resistor (typically 25-kΩ) that is always active.
		Dedicated configuration data input pin. In serial configuration modes, bit-wide configuration data is received through this pin. In A5 mode, DATA0 has an internal pull-up resistor that is always active. After A5 configuration, DATA0 is a dedicated input pin with optional user control. After P5 or PP	
	Input (PS, FPP, AS) Bidirectional open drain	configuration, DATA0 is available as a user I/O pin and the state of this pin depends on the Dual- Purpose Pin settings, After AP configuration, DATA0 is a dedicated bidirectional pin with optional use	If you are using a serial configuration device in AS configuration mode, you must connect a 25- Ω series resistor at the near end of the serial configuration device for the DATA[0]. If DATA[0] is not used, it should be driven high or
DATA0	(AP)	control.	low, whichever is more convenient on the board.
MSEL[30]	Input	Configuration input pins that set the Cyclone III device configuration scheme. These pins must be hardwired to VCCA or GND. Some of the smaller devices or package options do not support the AP flash programming and do not have the MSEL[3] pin.	These pins are internally connected to $5-k\Omega$ resistor to GND. Do not leave these pins floating. When these pins are unused connect them to GND. Depending on the configuration scheme used, these pins should be tied to VCCA or GND. Refer to Chapter 10 of Cyclone III Handbook: Configuring Cyclone III Devices. If only JTAG configuration is used, then connect these pins to GND.
		Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the	In multi-device configuration, nCE of the first device is tied low while its nCEO pin drives the nCE of the next device
nCE	Input	device is disabled. Dedicated configuration control input. Pulling this pin low during user mode causes the FPGA to lose	in the chain. In single device configuration and JTAG programming, nCE is tied low.
nCONFIG	Input	its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration. The input buffer on this pin supports hysteresis using Schmitt trigger circuitry.	If you are using PS configuration scheme with a download cable, connect this pin through a 10-k Ω resistor to VCCA. For other configuration schemes, if this pin is not used, this pin must be connected directly or through a 10-k Ω resistor to VCCIO.
IIIONI IC	input	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the	reader to yours.
CONF_DONE	Bidirectional (open-drain)	initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode.	This pin is not available as a user I/O pin. CONF_DONE should be pulled high by an external 10-kΩ pull-up resistor.
		This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs	
	Bidirectional	during configuration. As a status input, the device enters an error state when nSTATUS is driven low	
nSTATUS	(open-drain)	by an external source during configuration or initialization.	This pin is not available as a user I/O pin. nSTATUS should be pulled high by an external 10-kΩ pull-up resistor.
TCK	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TCK to GND.	Connect this pin to a 1-k Ω resistor to GND.
TMS	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TMS to VCC.	When interfacing with 2.5V/3.0V/3.3V configuration voltage standards, connect this pin through a 1-kOhm resistor to VCCA. Otherwise, connect this pin through a 1-kO resistor to VCCIO. See Note (4).
TDI	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TDI to VCC.	When interfacing with 2.5V/3.0V/3.3V configuration voltage standards, connect this pin through a 1-kOhm resistor to VCCA. Otherwise, connect this pin through a 1-kOhm resistor to VCCIO. See <i>Note</i> (4).
TDO	Output	Dedicated JTAG output pin.	The JTAG circuitry can be disabled by leaving TDO unconnected.
		Clock and PLL Pins	<u> </u>
CLK[0,2,4,6,9,11,13,15], DIFFCLK_[07]p (Note 5)	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user input pins.	Connect unused pins to GND. See Note (12).
CLK[1,3,5,7,8,10,12,14], DIFFCLK_[07]n (Note 5)	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.	Connect unused pins to GND. See Note (12).
1, 10,00 0)		I/O pins that be used as two single-ended clock output pins or one differential clock output	Southers and see pine to Grap, occ rote (12).
PLL[14]_CLKOUT[p,n] (Note 3)	I/O, Output	pair.These pins can only use the differential I/O standard if it is being fed by a PLL output.	Connect unused pins to GND. See Note (12).



	Pin Type (1st, 2nd, and					
Pin Name	3rd Function)	Pin Description	Connection Guidelines			
	,	Optional/Dual-Purpose Configuration Pins				
			During multi-device configuration, this pin feeds a subsequent device's nCE pin and must be pulled high to VCCIO			
			by an external 10-kΩ pull-up resistor. During single device configuration and for the last device in multi-device			
nCEO	I/O, Output	Output that drives low when device configuration is complete.	configuration, this pin can be left floating or used as a user I/O after configuration.			
		This pin functions as FLASH_nCE in AP mode, and nCSO in AS mode. This pin has an internal pull-				
		up resistor that is always active.				
		nCSO: Output control signal from the Cyclone III device to the serial configuration device in AS mode				
		that enables the configuration device.				
			When not programming the device in AS mode, nCSO is not used. Similarly, FLASH_nCE is not used when not			
		FLASH_nCE: Output control signal from the Cyclone III device to the parallel flash in AP mode that	programming the device in AP mode. If the pin is not used as an I/O then it is recommended to leave the pin			
FLASH_nCE, nCSO	I/O, Output	enables the flash.	unconnected.			
		This pin functions as DATA1 in PS, FPP, and AP modes, and as ASDO in AS mode.				
		DATA4. Data insult in ann AC made. Data wide as word wide and for the data in accounted to the				
		DATA1: Data input in non-AS mode. Byte-wide or word-wide configuration data is presented to the target device on DATA[70] or DATA[150] respectively.				
		In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is				
		tri-stated.				
		After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the				
		Dual-Purpose Pin settings.				
	Input (FPP)	After AP configuration, DATA1 is a dedicated bidirectional pin with optional user control.				
	Output (AS)	ASDO: Control signal from the Cyclone III device to the serial configuration device in AS mode used				
	Bidirectional open-drain	to read out configuration data. In AS mode, this ASDO pin has an internal pull-up resistor that is	When not programming the device in AS or AP mode, this pin is available as a user I/O pin. If the pin is not used as			
DATA1, ASDO	(AP)	always active. After AS configuration, this pin is a dedicated output pin with optional user control.	an I/O then it is recommended to leave the pin unconnected.			
		Data inputs. Byte-wide or word-wide configuration data is presented to the target device on				
		DATA[70] or DATA[150] respectively.				
		In AS or PS configuration scheme, they function as user I/O pins during configuration, which means				
	Input (FPP)	they are tri-stated. After FPP configuration, DATA[72] are available as user I/O pins and the state of these pins				
	Bidirectional open-drain	depends on the Dual-Purpose Pin settings.	When not programming the device in AP mode, these pins are available as user I/O pins. If these pins are not user			
DATA[72]	(AP)	After AP configuration, DATA[72] are dedicated bidirectional pins with optional user control.	as I/Os, then it is recommended to leave these pins unconnected.			
		Data inputs. Btye-wide or word-wide configuration data is presented to the target device on				
		DATA[150].				
	Didinational area desir	In PS, FPP, or AS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated.	M/han and management the decise in AD made there are no similarly an one 1/O mine 16 there are no not one			
DATA[158]	Bidirectional open-drain (AP)	After AP configuration, DATA[158] are dedicated bidirectional pins with optional user control.	When not programming the device in AP mode, these pins are available as user I/O pins. If these pins are not used as I/Os, then it is recommended to leave these pins unconnected.			
BATA[100]	(74)	Tritor 74 Configuration, D7174[100] are dedicated biairectional pino with optional door control.	When not programming the device in AP mode, these pins are available as user I/O pins. If these pins are not used			
PADD[230]	I/O, Output (AP)	24-bit address bus from the Cyclone III device to the parallel flash in AP mode.	as I/Os, then it is recommended to leave these pins unconnected.			
			When not programming the device in AP mode, nRESET is not used and is available as a user I/O pin. If the pin is			
nRESET	I/O, Output (AP)	Active-low reset output. Driving the nRESET pin low resets the parallel flash.	not used as an I/O then it is recommended to leave the pin unconnected.			
nAVD	I/O, Output (AP)	Active-low address valid output. Driving the nAVD pin low during read or write operation indicates to the parallel flash that valid address is present on the PADD[230] address bus.	When not programming the device in AP mode, nRESET is not used and is available as a user I/O pin. If the pin is not used as an I/O then it is recommended to leave the pin unconnected.			
NAVD	I/O, Output (AP)	Active-low output enable to the parallel flash. Driving the nOE pin low during read operation enables	When not programming the device in AP mode, nOE is not used and is available as a user I/O pin. If the pin is not			
nOE	I/O, Output (AP)	the parallel flash outputs (DATA[150] and RDY).	used as an I/O then it is recommended to leave the pin unconnected.			
	.,,	Active-low write enable to the parallel flash. Driving the nWE pin low during write operation indicates	When not programming the device in AP mode, nWE is not used and is available as a user I/O pin. If the pin is not			
nWE	I/O, Output (AP)	to the parallel flash that data on the DATA[150] bus is valid.	used as an I/O then it is recommended to leave the pin unconnected.			
		Active-high signal that indicates that the error-detection circuit has detected errors in the configuration	n			
		SRAM bits. This pin is optional and is used when the CRC error-detection circuit is enabled. This pin	If open drain feature is used, connect this pin to VCCIO of Bank 1 through a 10-kOhm resistor. When the output fo			
CRC_ERROR	I/O, Output	can be set in Quartus [®] II software to support open-drain output.	CRC_ERROR is not used and this pin is not used as an I/O then it is recommended to leave the pin unconnected.			
		Optional chip-wide reset pin that allows you to override all clears on all device registers. When this pir	n			
		is driven low, all registers are cleared; when this pin is driven high, all registers behave as				
	I/O (when option off),	programmed. The DEV_CLRn pin does not affect JTAG boundary-scan or programming operations. This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II	When the input DEV_CLRn is not used and this pin is not used as an I/O then it is recommended to tie this pin to			
DEV CLRn	Input (when option on)	software.	VCCIO or GND			
		Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O				
		pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is				
	I/O (when option off),	enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II	When the input DEV_OE is not used and this pin is not used as an I/O then it is recommended to tie this pin to			
DEV_OE	Input (when option on)	software.	VCCIO or GND.			
		This is a dual-purpose status pin and can be used as an I/O pin when not enabled as INIT_DONE.				
		When enabled, a transition from low to high at the pin indicates when the device has entered user				
	WO 0:	mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after				
INIT DONE	I/O, Output (open-drain)	configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.	Connect this pin to a 10-kΩ resistor to VCCIO.			
INI DONE	(open-drain)	solitate.	Connect this pint to a 10-naz lesistor to vecto.			




Notes:

- (1) This pin connection guideline is created based on the largest Cyclone III device (EP3C120F780).
- (2) EP3C5 and EP3C10 only have VREFB[1..8]N0.
- (3) EP3C5 and EP3C10 only have PLL (1 & 2). EP3C16 and other larger densities have PLL (1,2,3 & 4).
- (4) You must follow specific requirements when interfacing Cyclone III devices with 2.5V/3.0V/3.3V configuration voltage standards. All I/O inputs must maintain a maximum AC voltage of 4.1V. Refer to Configuration and JTAG Pin I/O Requirements of Chapter 10 in Cyclone III Handbook: Configuring Cyclone III Devices.
- (5) The number of dedicated global clocks for each device density is different. EP3C5 and EP3C10 support four dedicated clock pins on the left and right sides of the device, that can drive a total of 10 global clock networks. EP3C16 and other larger densities support four dedicated clock pins on each side of the device that can drive a total of 20 global clock networks.
- (6) The differential TX/RX channels for each device density and package is different. Please refer to the Cyclone III Handbook Chapter 8: High-Speed Differential Interfaces in Cyclone III Devices.
- (7) For details on the DQ and DQS bus modes support in different device densities, refer to the Cyclone III Handbook Chapter 9: External Memory Interfaces in Cyclone III Devices.
- (8) Capacitance values for the power supply should be selected after consideration of the amount of power they need to supply over the frequency of operation of the particular circuit being decoupled. A target impedance for the power plane should be calculated based on current draw and voltage drop requirements of the device/supply. The power plane should then be decoupled using the appropriate number of capacitors. On-board capacitors do not decouple higher than 100 MHz due to "Equivalent Series Inductance" of the mounting of the packages. Proper board design techniques such as interplane capacitance with low inductance should be considered for higher frequency decoupling.
- (9) Use a power island for VCCA and VCCD_PLL. PLL power supply may originate from another plane on the board but must be isolated using a ferrite bead or other equivalent methods. If using a ferrite bead, choose an 0402 package with low DC resistance, higher current rating than the maximum steady state current for the supply it is connected to (VCCA or VCCD_PLL) and high impedance at 100MHz.
- (10) Decouple VCCA power island with a parallel combination of 1x47uF, 1x4.7uF, 1x0.1uF, 1x0.022uF, 1x0.01uF, 1x0.0047uF, 2x0.022uF, 1x0.001uF. Use 0402 package for 0.1uF and smaller capacitors for lower mounting inductance. Place 0.1uF and smaller capacitors as close to the device as possible. On-board capacitors do not decouple higher than 100 MHz due to "Equivalent Series Inductance" of the mounting of the packages. Proper board design techniques such as interplane capacitance with low inductance should be considered for higher frequency decoupling. To minimize impact on jitter, a 20mV ripple voltage was used in the analysis for VCCA decoupling. Refer to the figure on "VCCA&VCCD Decoupling" worksheet for decoupling capacitor placement guidelines. The figure on "VCCA&VCCD Decoupling" worksheet depicts symbolic representation of decoupling scheme and not the exact layout.
- (11) Decouple VCCD_PLL power island with a parallel combination of 1x470uF(low ESR Tantalum), 1x4.7uF, 5x0.1uF, 2x0.01uF, 1x0.0047uF, 1x0.0022uF. Use 0402 package for 0.1uF and smaller capacitors for lower mounting inductance. Place 0.1uF and smaller capacitors as close to the device as possible. On-board capacitors do not decouple higher than 100 MHz due to "Equivalent Series Inductance" of the mounting of the packages. Proper board design techniques such as interplane capacitance with low inductance should be considered for higher frequency decoupling. To minimize impact on jitter, a 20mV ripple voltage was used in the analysis for VCCD_PLL decoupling. Refer to the figure on "VCCA&VCCD Decoupling" worksheet for decoupling capacitor placement guidelines. The figure on "VCCA&VCCD Decoupling" worksheet depicts symbolic representation of decoupling scheme and not the exact layout.
- (12) The unused pins must be connected as specified in the Quartus II software settings. The default Quartus II setting for unused pins is 'As inputs tri-stated with weak pull-up resistors'. To change the setting, go to 'Assignments', then 'Device'. Click on 'Device & Pin options' dialog box and go to 'Unused Pins' tab. You may choose the desired setting from the 'Reserve all unused pins' drop down list.



Pin Information for the Cyclone® III EP3C55 Device Version 1.2





PL	I 3	VREFB8N1 VREFB8N0		VREFB7N1	VREFB7N0	PLL	2
Г L	.LJ		B8	B7	FLLZ		
VREFB1N0	B1					B6	VREFB6N0
VREFB1N1							VREFB6N1
VREFB2N0							VREFB5N0
VREFB2N1	B2					B5	VREFB5N1
PL	I 1		B3	B4		PLL	4
PLLI		VREFB3N1	VREFB3N0	VREFB4N1	VREFB4N0	1	•

Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Pin Information for the Cyclone[®] III EP3C55 Device Version 1.2

Version Number	Date	Changes Made
1.0	6/22/2007	Initial release.
1.1	1/4/2008	Updated Note(1) in Pin List.
1.2	5/23/2008	Updated pin function for CRC_ERROR pin.
		Updated DQ/DQS support for UBGA package.
		Updated pin function for PLL[14]_CLKOUT[p,n] pin.
		Remove RDY from pin list and pin definitions.
		Incorporated pin connection guideline into Pin Definitions worksheet.
		Incorporated VCCA and VCCD Decoupling recommendations.