

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
umber ^	VKEF	TDI	Optional Function(s)	TDI	Channel	Output Channel	J20	B32	F/80	F/80	TOT F/80	F1152	F1152	TOF F1152
<u> </u>		TMS		TMS	+		G23	A33					+	-
\		TRST		TRST			D26	C32				1	+	
		TCK		TCK	+		D25	B34					+	
Α		TDO		TDO	+		E25	B33					+	
4	VREFB1AN0	ID.		100	DIFFIO TX L1n	DIFFOUT L1n	H23	K24				1	+	
A	VREFB1AN0	IO			DIFFIO_TX_L1p	DIFFOUT L1p	H22	L24				1	+	
A	VREFB1AN0	10	RDN1A		DIFFIO RX L1n	DIFFOUT L2n	D28	D29					1	
A	VREFB1AN0	IO	RUP1A		DIFFIO RX L1p	DIFFOUT_L2p	D27	C28					1	
<u>. </u>	VREFB1AN0	10	No. IX		DIFFIO_TX_L2n	DIFFOUT_L3n	G25	L23	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L
Α	VREFB1AN0	10			DIFFIO_TX_L2p	DIFFOUT L3p	G24	M23	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L
A	VREFB1AN0	10			DIFFIO_RX_L2n	DIFFOUT_L4n	B28	E29	DQSn1L	DQ1L	DQ1L	DQSn1L	DQ1L	DQ1L
À	VREFB1AN0	IO			DIFFIO RX L2p	DIFFOUT L4p	C28	D28	DQS1L	DQ1L/CQn1L	DQ1L	DQS1L	DQ1L/CQn1L	DQ1L
Α .	VREFB1AN0	IO			DIFFIO TX L3n	DIFFOUT L5n	F26	J26	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L
<u>. </u>	VREFB1AN0	IO			DIFFIO TX L3p	DIFFOUT L5p	F25	K25	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L	DQ1L
<u>.</u> 4		IO			DIFFIO RX L3n	DIFFOUT L6n	E28	C30	DQSn2L	DQSn1L/DQ1L	DQ1L	DQSn2L	DQSn1L/DQ1L	DQ1L
Α	VREFB1AN0	IO			DIFFIO RX L3p	DIFFOUT L6p	E27	C29	DQS2L	DQS1L/CQ1L	DQ1L/CQn1L	DQS2L	DQS1L/CQ1L	DQ1L/CQn1L
4	VREFB1AN0	10		1	DIFFIO TX L4n	DIFFOUT L7n	H25	K27	DQ2L	DQ1L	DQ1L DQ1L	DQ2L	DQ1L	DQ1L
<u>. </u>	VREFB1AN0	10		İ	DIFFIO TX L4p	DIFFOUT_L7p	H24	K26	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L
A	VREFB1AN0	10		1	DIFFIO RX L4n	DIFFOUT L8n	G27	F29	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L
4	VREFB1AN0	IO			DIFFIO_RX_L4p	DIFFOUT_L8p	G26	F28	DQ2L	DQ1L	DQ1L	DQ2L	DQ1L	DQ1L
Α	VREFB1AN0	IO			DIFFIO TX L5n	DIFFOUT L9n	K24	P24	DQ3L	DQ2L	DQ1L	DQ3L	DQ2L	DQ1L
À	VREFB1AN0	10			DIFFIO_TX_L5p	DIFFOUT_L9p	K23	P23	DQ3L	DQ2L	DQ1L	DQ3L	DQ2L	DQ1L
A	VREFB1AN0	10			DIFFIO RX L5n	DIFFOUT L10n	F28	G29	DQSn3L	DQ2L	DQSn1L/DQ1L	DQSn3L	DQ2L	DQSn1L/DQ1L
\	VREFB1AN0	IO.			DIFFIO RX L5p	DIFFOUT L10p	G28	G28	DQS3L	DQ2L/CQn2L	DQS1L/CQ1L	DQS3L	DQ2L/CQn2L	DQS1L/CQ1L
·	VREFB1AN0	IO			DIFFIO TX L6n	DIFFOUT L11n	K22	J25	DQ3L	DQ2L	DQ1L	DQ3L	DQ2L	DQ1L
	VREFB1AN0	IO			DIFFIO TX L6p	DIFFOUT L11p	K21	H24	DQ3L	DQ2L	DQ1L	DQ3L	DQ2L	DQ1L
`	VREFB1AN0	IO.			DIFFIO RX L6n	DIFFOUT L12n	J26	H27	DQSn4L	DQSn2L/DQ2L	DQ1L	DQSn4L	DQSn2L/DQ2L	DQ1L
	VREFB1AN0	10			DIFFIO RX L6p	DIFFOUT L12p	J25	G26	DQS4L	DQS2L/CQ2L	DQ1L	DQS4L	DQS2L/CQ2L	DQ1L
	VREFB1AN0	IO		-	DIFFIO TX L7n	DIFFOUT L13n	L21	J27	DQ4L	DQ32L/CQ2L DQ2L	DQ1L DQ1L	DQ4L	DQ32L/CQ2L DQ2L	DQ1L
`	VREFB1AN0	10		-	DIFFIO TX L7p	DIFFOUT L13p	L20	H26	DQ4L	DQ2L DQ2L	DQ1L	DQ4L	DQ2L	DQ1L
\ \	VREFB1AN0	IO		+	DIFFIO RX L7n	DIFFOUT L14n	H28	G27	DQ4L	DQ2L DQ2L	DQ1L	DQ4L	DQ2L DQ2L	DQ1L
<u>, </u>	VREFB1AN0	IO		-	DIFFIO RX L7p	DIFFOUT L14p	H27	F26	DQ4L	DQ2L DQ2L	DQ1L	DQ4L	DQ2L	DQ1L
`	VREFB1AN0	10	+		DIFFIO_TX_L8n	DIFFOUT_L15n	L23	M24	DQ4L	DQZL	DQTL	DQ4L	DQZL	DQTL
`	VREFB1AN0	IO .	+		DIFFIO_TX_L8p	DIFFOUT L15p	L23	N23					+	1
\	VREFB1AN0	io in	+		DIFFIO_TX_L8p	DIFFOUT_L16n	K26	J30					+	
\	VREFB1AN0	10	+		DIFFIO_RX_L8p	DIFFOUT L16p	K25	H29					+	
)		10		+					_			+	+	-
	VREFB1CN0			_	DIFFIO_TX_L9n	DIFFOUT_L17n	L24	N26					+	
<u>; </u>	VREFB1CN0			_	DIFFIO_TX_L9p	DIFFOUT_L17p	M23	N25	000 51			D00 FI	+	
<u> </u>	VREFB1CN0	10		+	DIFFIO_RX_L9n	DIFFOUT_L18n	L26	J29 J28	DQSn5L			DQSn5L DQS5L	+	
	VREFB1CN0			OLIGIOD	DIFFIO_RX_L9p	DIFFOUT_L18p	L25		DQS5L				+	
:	VREFB1CN0	10		CLKUSR	DIFFIO_TX_L10n	DIFFOUT_L19n	N21	N27	DQ5L			DQ5L	+	
		10		+	DIFFIO_TX_L10p	DIFFOUT_L19p	N20	M26	DQ5L			DQ5L	+	
2	VREFB1CN0	10			DIFFIO_RX_L10n	DIFFOUT_L20n	J28	L27	DQ5L			DQ5L	+	
<u> </u>	VREFB1CN0	10		DATAG	DIFFIO_RX_L10p	DIFFOUT_L20p	K28	L26	DQ5L	DOS	1	DQ5L	POSI	
2	VREFB1CN0	IO .		DATA0	DIFFIO_TX_L11n	DIFFOUT_L21n	N23	P26	DQ6L	DQ5L	1	DQ6L	DQ5L	
2	VREFB1CN0	10		DATA1	DIFFIO_TX_L11p	DIFFOUT_L21p	N22	R25	DQ6L	DQ5L		DQ6L	DQ5L	
	VREFB1CN0			DATA2	DIFFIO_RX_L11n	DIFFOUT_L22n	L28	K30	DQSn6L	DQ5L		DQSn6L	DQ5L	
	VREFB1CN0			DATA3	DIFFIO_RX_L11p	DIFFOUT_L22p	K27	L30	DQS6L	DQ5L/CQn5L		DQS6L	DQ5L/CQn5L	4
	VREFB1CN0			DATA4	DIFFIO_TX_L12n	DIFFOUT_L23n	P21	U25	DQ6L	DQ5L		DQ6L	DQ5L	4
	VREFB1CN0	IO		DATA5	DIFFIO_TX_L12p	DIFFOUT_L23p	P20	T24	DQ6L	DQ5L		DQ6L	DQ5L	
:	VREFB1CN0	IO		DATA6	DIFFIO_RX_L12n	DIFFOUT_L24n	M26	K29	DQSn7L	DQSn5L/DQ5L		DQSn7L	DQSn5L/DQ5L	
:	VREFB1CN0	IO		DATA7	DIFFIO_RX_L12p	DIFFOUT_L24p	M25	K28	DQS7L	DQS5L/CQ5L		DQS7L	DQS5L/CQ5L	
	VREFB1CN0			INIT_DONE	DIFFIO_TX_L13n	DIFFOUT_L25n	N25	R24	DQ7L	DQ5L		DQ7L	DQ5L	
:	VREFB1CN0	IO		CRC_ERROR	DIFFIO_TX_L13p	DIFFOUT_L25p	N24	R23	DQ7L	DQ5L		DQ7L	DQ5L	
	VREFB1CN0	IO		DEV_OE	DIFFIO_RX_L13n	DIFFOUT_L26n	M28	M30	DQ7L	DQ5L		DQ7L	DQ5L	ļ
)	VREFB1CN0	IO		DEV_CLRn	DIFFIO_RX_L13p	DIFFOUT_L26p	L27	L29	DQ7L	DQ5L	ļ	DQ7L	DQ5L	ļ
;	VREFB1CN0	IO	PLL_L2_CLKOUT0n		DIFFIO_TX_L14n	DIFFOUT_L27n	P26	M29				ļ		<u> </u>
;	VREFB1CN0		PLL_L2_FB_CLKOUT0p		DIFFIO_TX_L14p	DIFFOUT_L27p	P25	M28				ļ		
;	VREFB1CN0	IO	CLK0n		DIFFIO_RX_L14n	DIFFOUT_L28n	N28	T26						
)	VREFB1CN0	IO	CLK0p		DIFFIO_RX_L14p	DIFFOUT_L28p	N27	U26						
)	VREFB1CN0	CLK1n	CLK1n				P28	N29						
;	VREFB1CN0	CLK1p	CLK1p				P27	N28						
)	VREFB2CN0	CLK3p	CLK3p	1		1	T28	AA28					1	1

Pin List Page 1 of 23



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
2C	VREFB2CN0	CLK3n	CLK3n				R28	AA29	1.00	1			1	1
2C	VREFB2CN0	IO	CLK2p		DIFFIO_RX_L15p	DIFFOUT_L29p	T27	AC29						
2C	VREFB2CN0	IO	CLK2n		DIFFIO_RX_L15n	DIFFOUT_L29n	U28	AB29						
2C	VREFB2CN0	IO			DIFFIO_TX_L15p	DIFFOUT_L30p	R25	W24						
2C	VREFB2CN0	10			DIFFIO_TX_L15n	DIFFOUT_L30n	R26	V25						
2C	VREFB2CN0	10			DIFFIO_RX_L16p	DIFFOUT_L31p	T25	AB27	DQ8L	DQ10L		DQ8L	DQ10L	
2C	VILE BEOIL	10			DIFFIO_RX_L16n	DIFFOUT_L31n	U26	AC28	DQ8L	DQ10L		DQ8L	DQ10L	
2C		IO			DIFFIO_TX_L16p	DIFFOUT_L32p	R20	AA26	DQ8L	DQ10L		DQ8L	DQ10L	
2C	VIILE BEOING	10			DIFFIO_TX_L16n	DIFFOUT_L32n	T21	AA27	DQ8L	DQ10L		DQ8L	DQ10L	
2C 2C	VREFB2CN0 VREFB2CN0	10			DIFFIO_RX_L17p DIFFIO_RX_L17n	DIFFOUT_L33p DIFFOUT_L33n	U27 V28	AD26 AE27	DQS8L DQSn8L	DQS10L/CQ10L DQSn10L/DQ10L		DQS8L DQSn8L	DQS10L/CQ10L DQSn10L/DQ10L	+
2C 2C	_	IO .			DIFFIO_KX_L17II	DIFFOUT_L33II	T22	Y22	DQ3H6L DQ9L	DQ3I110L/DQ10L		DQ3H6L DQ9L	DQ3I110L/DQ10L	+
2C		IO			DIFFIO TX L17n	DIFFOUT L34n	T23	W23	DQ9L DQ9L	DQ10L		DQ9L	DQ10L DQ10L	+
2C		IO			DIFFIO RX L18p	DIFFOUT L35p	U25	AC26	DQS9L	DQ10L/CQn10L		DQS9L	DQ10L/CQn10L	+
2C	VREFB2CN0	IO			DIFFIO RX L18n	DIFFOUT L35n	V26	AD27	DQSn9L	DQ10L		DQSn9L	DQ10L	1
2C	VREFB2CN0	IO			DIFFIO TX L18p	DIFFOUT L36p	T20	Y23	DQ9L	DQ10L		DQ9L	DQ10L	1
2C	_	IO			DIFFIO TX L18n	DIFFOUT L36n	U21	Y24	DQ9L	DQ10L		DQ9L	DQ10L	1
2C	VREFB2CN0	IO			DIFFIO_RX_L19p	DIFFOUT_L37p	W27	AF28	DQ10L			DQ10L		
2C	VREFB2CN0	IO			DIFFIO_RX_L19n	DIFFOUT_L37n	W28	AE29	DQ10L			DQ10L		
2C	VREFB2CN0	IO			DIFFIO_TX_L19p	DIFFOUT_L38p	U23	AC25	DQ10L			DQ10L		
2C	VIILE BEOING	IO			DIFFIO_TX_L19n	DIFFOUT_L38n	U24	AB26	DQ10L			DQ10L		
2C		10			DIFFIO_RX_L20p	DIFFOUT_L39p	V25	AE28	DQS10L			DQS10L		
2C	VILE BEOITO	10			DIFFIO_RX_L20n	DIFFOUT_L39n	W26	AD29	DQSn10L			DQSn10L		
2C	VREFB2CN0	10			DIFFIO_TX_L20p	DIFFOUT_L40p	V22	AA24						
2C	VREFB2CN0	IO			DIFFIO_TX_L20n	DIFFOUT_L40n	V23	Y25						
2A	VREFB2AN0	10			DIFFIO_RX_L21p	DIFFOUT_L41p	Y27	AG29						+
2A	VREFB2AN0 VREFB2AN0	10			DIFFIO_RX_L21n	DIFFOUT_L41n	Y28	AF29		+				
2A	VREFB2AN0 VREFB2AN0	10			DIFFIO_TX_L21p DIFFIO_TX_L21n	DIFFOUT_L42p	W24	AE23						+
2A 2A	VREFB2AN0	10			DIFFIO_TX_L2Th DIFFIO RX L22p	DIFFOUT_L42n DIFFOUT_L43p	W25 AB28	AD24 AJ26	DQ11L	DQ13L	DQ14L	DQ11L	DQ13L	DQ14L
2A 2A	VREFB2AN0	10			DIFFIO_RX_L22p	DIFFOUT_L43p	AA28	AK27	DQ11L DQ11L	DQ13L	DQ14L DQ14L	DQ11L	DQ13L	DQ14L
2A	_	IO			DIFFIO TX L22p	DIFFOUT L44p	W22	AG24	DQ11L	DQ13L	DQ14L	DQ11L	DQ13L	DQ14L
2A	VREFB2AN0	IO			DIFFIO TX L22n	DIFFOUT L44n	W23	AF25	DQ11L	DQ13L	DQ14L	DQ11L	DQ13L	DQ14L
2A		IO			DIFFIO RX L23p	DIFFOUT L45p	AB27	AH26	DQS11L	DQS13L/CQ13L	DQ14L	DQS11L	DQS13L/CQ13L	DQ14L
2A	_	IO			DIFFIO_RX_L23n	DIFFOUT L45n	AC28	AJ27	DQSn11L	DQSn13L/DQ13L	DQ14L	DQSn11L	DQSn13L/DQ13L	DQ14L
2A	VREFB2AN0	Ю			DIFFIO_TX_L23p	DIFFOUT_L46p	V20	AG23	DQ12L	DQ13L	DQ14L	DQ12L	DQ13L	DQ14L
2A	VREFB2AN0	Ю			DIFFIO_TX_L23n	DIFFOUT_L46n	W21	AF24	DQ12L	DQ13L	DQ14L	DQ12L	DQ13L	DQ14L
2A	VREFB2AN0	IO			DIFFIO_RX_L24p	DIFFOUT_L47p	AC27	AH28	DQS12L	DQ13L/CQn13L	DQS14L/CQ14L	DQS12L	DQ13L/CQn13L	DQS14L/CQ14L
2A	VREFB2AN0	IO			DIFFIO_RX_L24n	DIFFOUT_L47n	AD28	AH29	DQSn12L	DQ13L	DQSn14L/DQ14L	DQSn12L	DQ13L	DQSn14L/DQ14L
2A	VREFB2AN0	IO			DIFFIO_TX_L24p	DIFFOUT_L48p	Y25	AF26	DQ12L	DQ13L	DQ14L	DQ12L	DQ13L	DQ14L
2A	VREFB2AN0	10			DIFFIO_TX_L24n	DIFFOUT_L48n	Y26	AF27	DQ12L	DQ13L	DQ14L	DQ12L	DQ13L	DQ14L
2A	VREFB2AN0	10			DIFFIO_RX_L25p	DIFFOUT_L49p	AA25	AJ28	DQ13L	DQ14L	DQ14L	DQ13L	DQ14L	DQ14L
2A	VREFB2AN0	10			DIFFIO_RX_L25n	DIFFOUT_L49n	AA26	AJ29	DQ13L	DQ14L	DQ14L	DQ13L	DQ14L	DQ14L
2A	VREFB2AN0	IO			DIFFIO_TX_L25p	DIFFOUT_L50p	AB25	AG26	DQ13L	DQ14L	DQ14L	DQ13L	DQ14L	DQ14L
2A 2A	VREFB2AN0 VREFB2AN0	10			DIFFIO_TX_L25n	DIFFOUT_L50n DIFFOUT L51p	AC26 AE27	AG27 AM29	DQ13L	DQ14L	DQ14L	DQ13L	DQ14L	DQ14L DQ14L/CQn14L
2A 2A	VREFB2AN0 VREFB2AN0	10	+		DIFFIO_RX_L26p DIFFIO_RX_L26n	DIFFOUT_L51p DIFFOUT_L51n	AE27 AE28	AM29 AM30	DQS13L DQSn13L	DQS14L/CQ14L DQSn14L/DQ14L	DQ14L/CQn14L DQ14L	DQS13L DQSn13L	DQS14L/CQ14L DQSn14L/DQ14L	DQ14L/CQn14L DQ14L
2A 2A	VREFB2AN0 VREFB2AN0	10	+		DIFFIO_RX_L26n DIFFIO TX L26p	DIFFOUT_L51n	Y23	AF23	DQSn13L DQ14L	DQSn14L/DQ14L DQ14L	DQ14L DQ14L	DQSn13L DQ14L	DQSn14L/DQ14L DQ14L	DQ14L DQ14L
2A 2A		10	1		DIFFIO_TX_L26p	DIFFOUT L52n	Y24	AE24	DQ14L DQ14L	DQ14L	DQ14L DQ14L	DQ14L	DQ14L	DQ14L
2A 2A	VREFB2AN0	IO	1		DIFFIO_TX_L26II	DIFFOUT L53p	AF27	AM28	DQ14L DQS14L	DQ14L/CQn14L	DQ14L	DQS14L	DQ14L/CQn14L	DQ14L
2A	VREFB2AN0	IO			DIFFIO RX L27n	DIFFOUT L53n	AF28	AL29	DQSn14L	DQ14L	DQ14L	DQSn14L	DQ14L	DQ14L
2A	VREFB2AN0	IO			DIFFIO TX L27p	DIFFOUT L54p	AB23	AB23	DQ14L	DQ14L	DQ14L	DQ14L	DQ14L	DQ14L
2A	VREFB2AN0	IO			DIFFIO_TX_L27n	DIFFOUT_L54n	AB24	AA23	DQ14L	DQ14L	DQ14L	DQ14L	DQ14L	DQ14L
2A	VREFB2AN0	Ю	RUP2A		DIFFIO_RX_L28p	DIFFOUT_L55p	AH27	AL28						
2A	VREFB2AN0	IO	RDN2A		DIFFIO_RX_L28n	DIFFOUT_L55n	AG28	AK29						
2A	VREFB2AN0	IO			DIFFIO_TX_L28p	DIFFOUT_L56p	AC25	AD23						
2A	VREFB2AN0	IO			DIFFIO_TX_L28n	DIFFOUT_L56n	AD26	AC24						
	1	nCONFIG		nCONFIG			AA22	AM34			1	1		1
		nSTATUS		nSTATUS			AC23	AM33						<u> </u>
		CONF_DONE		CONF_DONE			AC24	AL32			ļ		1	4
	1	PORSEL		PORSEL	+	+	W20	AN33		1				+
24	VDEEDS AND	nCE		nCE	1	DIFFOLIT S4	Y21	AN34	DOAR	DO4D	DOAR	DOAR	DO4D	DOAR
JA.		10			+	DIFFOUT_B1n	AB21	AP31	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
3A	VREFB3AN0	IO			1	DIFFOUT_B1p	AC21	AP29	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B

Pin List Page 2 of 23



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
3A	VREFB3AN0	IO	RDN3A	i unction	DIFFIO RX B1n	DIFFOUT B2n	AD22	AP30	DQSn1B	DQ1B	DQ1B	DQSn1B	DQ1B	DQ1B
BA	VREFB3AN0	IO	RUP3A		DIFFIO RX B1p	DIFFOUT B2p	AC22	AN30	DQS1B	DQ1B/CQn1B	DQ1B	DQS1B	DQ1B/CQn1B	DQ1B
3A	VREFB3AN0	IO	1,01 6/1		5.1.1.0_1.0B.p	DIFFOUT B3n	AA20	AN29	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
BA	VREFB3AN0	IO				DIFFOUT B3p	AB20	AP28	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B	DQ1B
3A	VREFB3AN0	IO			DIFFIO_RX_B2n	DIFFOUT B4n	AE23	AP27	DQSn2B	DQSn1B/DQ1B	DQ1B	DQSn2B	DQSn1B/DQ1B	DQ1B
3A	VREFB3AN0	IO			DIFFIO RX B2p	DIFFOUT B4p	AD23	AN27	DQS2B	DQS1B/CQ1B	DQ1B/CQn1B	DQS2B	DQS1B/CQ1B	DQ1B/CQn1B
3A	VREFB3AN0	IO			511 1 10_10x_52p	DIFFOUT B5n	AE24	AM26	DQ2B	DQ1B	DQ1B	DQ2B	DQ1B	DQ1B
3A	VREFB3AN0	IO				DIFFOUT_B5p	AE25	AP25	DQ2B	DQ1B	DQ1B	DQ2B	DQ1B	DQ1B
3A	VREFB3AN0	10			DIFFIO RX B3n	DIFFOUT B6n	AG23	AP26	DQ2B	DQ1B	DQ1B	DQ2B	DQ1B	DQ1B
3A	VREFB3AN0	10			DIFFIO RX B3p	DIFFOUT B6p	AF24	AN26	DQ2B	DQ1B	DQ1B	DQ2B	DQ1B	DQ1B
3A	VREFB3AN0	10				DIFFOUT B7n	AF25	AL26	DQ3B	DQ2B	DQ1B	DQ3B	DQ2B	DQ1B
3A	VREFB3AN0	10				DIFFOUT B7p	AF26	AL27	DQ3B	DQ2B	DQ1B	DQ3B	DQ2B	DQ1B
3A	VREFB3AN0	IO			DIFFIO RX B4n	DIFFOUT B8n	AH25	AM25	DQSn3B	DQ2B	DQSn1B/DQ1B	DQSn3B	DQ2B	DQSn1B/DQ1B
3A	VREFB3AN0	10			DIFFIO RX B4p	DIFFOUT B8p	AG25	AL25	DQS3B	DQ2B/CQn2B	DQS1B/CQ1B	DQS3B	DQ2B/CQn2B	DQS1B/CQ1B
3A	VREFB3AN0	10				DIFFOUT B9n	AG26	AJ25	DQ3B	DQ2B	DQ1B	DQ3B	DQ2B	DQ1B
3A	VREFB3AN0	10				DIFFOUT B9p	AH26	AH25	DQ3B	DQ2B	DQ1B	DQ3B	DQ2B	DQ1B
3A	VREFB3AN0	10			DIFFIO RX B5n	DIFFOUT B10n	AH24	AK23	DQSn4B	DQSn2B/DQ2B	DQ1B	DQSn4B	DQSn2B/DQ2B	DQ1B
3A	VREFB3AN0	10			DIFFIO RX B5p	DIFFOUT B10p	AH23	AJ23	DQS4B	DQS2B/CQ2B	DQ1B	DQS4B	DQS2B/CQ2B	DQ1B
3A	VREFB3AN0	10				DIFFOUT B11n	AG22	AH24	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B	DQ1B
3A	VREFB3AN0	10				DIFFOUT_B11p	AH22	AH23	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B	DQ1B
3A	VREFB3AN0	10			DIFFIO RX B6n	DIFFOUT B12n	AF22	AL24	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B	DQ1B
3A	VREFB3AN0	10			DIFFIO RX B6p	DIFFOUT B12p	AE22	AK24	DQ4B	DQ2B	DQ1B	DQ4B	DQ2B	DQ1B
3A	VREFB3AN0	IO			Б 1.10_1.1.1_Вор	DIFFOUT B13n	AH20	AL22	DQ5B	DQ3B	BQIB	DQ5B	DQ3B	54.5
3A	VREFB3AN0	IO			1	DIFFOUT B13p	AH21	AJ21	DQ5B	DQ3B		DQ5B	DQ3B	
3A	VREFB3AN0	IO.			DIFFIO RX B7n	DIFFOUT B14n	AF21	AM23	DQSn5B	DQ3B		DQSn5B	DQ3B	
BA	VREFB3AN0	IO			DIFFIO_RX_B7p	DIFFOUT B14p	AE21	AL23	DQS5B	DQ3B/CQn3B		DQS5B	DQ3B/CQn3B	
3A	VREFB3AN0	IO			Б 1.10_1.0Б.	DIFFOUT B15n	AG19	AH22	DQ5B	DQ3B		DQ5B	DQ3B	
RΔ	VREFB3AN0	IO.				DIFFOUT B15p	AG20	AJ22	DQ5B	DQ3B		DQ5B	DQ3B	
3Δ	VREFB3AN0	IO.			DIFFIO RX B8n	DIFFOUT B16n	AF19	AP24	DQSn6B	DQSn3B/DQ3B		DQSn6B	DQSn3B/DQ3B	
34	VREFB3AN0	IO.			DIFFIO RX B8p	DIFFOUT_B16p	AE20	AN24	DQS6B	DQS3B/CQ3B		DQS6B	DQS3B/CQ3B	
3Δ	VREFB3AN0	IO.			DII 1 IO_IXX_BOP	DIFFOUT B17n	AD19	AM22	DQ6B	DQ3B		DQ6B	DQ3B	
34	VREFB3AN0	IO				DIFFOUT B17p	AC19	AP22	DQ6B	DQ3B		DQ6B	DQ3B	
3Δ	VREFB3AN0	IO.			DIFFIO RX B9n	DIFFOUT B18n	AE19	AP23	DQ6B	DQ3B		DQ6B	DQ3B	
3A	VREFB3AN0	IO			DIFFIO RX B9p	DIFFOUT B18p	AD20	AN23	DQ6B	DQ3B		DQ6B	DQ3B	
3A	VREFB3AN0	10			Б 1.10_1.1.1_Вор	DIFFOUT_B19n	AA19	AH20	5405	5405		5405	5405	
3A	VREFB3AN0	10				DIFFOUT B19p	AB18	AF20						
3A	VREFB3AN0	IO			DIFFIO RX B10n	DIFFOUT B20n	Y18	AG21						
34	VREFB3AN0	i0			DIFFIO RX B10p	DIFFOUT B20p	Y17	AF21						
3C	VREFB3CN0	IO			Бігтю_кх_втор	DIFFOUT B21n	AA17	AN21	DQ7B	DQ7B		DQ7B	DQ7B	
3C	VREFB3CN0	10				DIFFOUT B21p	AA16	AP21	DQ7B	DQ7B		DQ7B	DQ7B	
3C	VREFB3CN0	IO			DIFFIO_RX_B11n	DIFFOUT B22n	AC18	AL21	DQSn7B	DQ7B		DQSn7B	DQ7B	
30	VREFB3CN0	i0			DIFFIO RX B11p	DIFFOUT B22p	AB17	AK21	DQS7B	DQ7B/CQn7B		DQS7B	DQ7B/CQn7B	
3C	VREFB3CN0	10			ББр	DIFFOUT B23n	Y15	AM21	DQ7B	DQ7B		DQ7B	DQ7B	
3C	VREFB3CN0	10				DIFFOUT B23p	Y16	AM20	DQ7B	DQ7B		DQ7B	DQ7B	
3C	VREFB3CN0	IO.			DIFFIO RX B12n	DIFFOUT B24n	AH19	AL20	DQSn8B	DQSn7B/DQ7B		DQSn8B	DQSn7B/DQ7B	
3C	VREFB3CN0	10			DIFFIO RX B12p	DIFFOUT B24p	AH18	AK20	DQS8B	DQS7B/CQ7B	1	DQS8B	DQS7B/CQ7B	t
3C	VREFB3CN0	10			S_B12p	DIFFOUT B25n	AE17	AJ20	DQ8B	DQ7B	1	DQ8B	DQ37B/CQ7B	t
3C	VREFB3CN0	10				DIFFOUT B25p	AG17	AJ19	DQ8B	DQ7B		DQ8B	DQ7B	
3C		10			DIFFIO_RX_B13n	DIFFOUT B26n	AF18	AM19	DQ8B	DQ7B DQ7B	1	DQ8B	DQ7B DQ7B	t
3C	VREFB3CN0	10			DIFFIO RX B13p	DIFFOUT B26p	AE18	AL19	DQ8B	DQ7B		DQ8B	DQ7B DQ7B	
RC.	VREFB3CN0	IO	PLL_B1_CLKOUT4	_	1.0_101_510p	DIFFOUT_B27n	AD17	AC18	3405				- 4.0	t
RC.	VREFB3CN0	10	PLL B1 CLKOUT3		+	DIFFOUT_B27p	AD17	AD18		1	1	 	1	t
BC	VREFB3CN0	10	I EE_BI_OEROOTO		DIFFIO RX B14n	DIFFOUT B28n	AF16	AF19				1		
BC	VREFB3CN0	10			DIFFIO RX B14p	DIFFOUT B28p	AE16	AE19		1	1	 	1	t
BC	VREFB3CN0	10	PLL B1 CLKOUT0n		5 1 10_10X_514p	DIFFOUT B29n	AC16	AF18		1		 	+	
3C	VREFB3CN0	IO	PLL B1 CLKOUT0p		+	DIFFOUT B29p	AB15	AE18		1	1	 	1	t
BC	VREFB3CN0	10	PLL B1 FBn/CLKOUT2		DIFFIO_RX_B15n	DIFFOUT B30n	AF15	AM18		1		 	+	
BC		10	PLL B1 FBp/CLKOUT1		DIFFIO RX B15p	DIFFOUT B30p	AE15	AL18		1		 	+	
BC	VREFB3CN0	10	CLK5n		P11 1 10 11V 110h	DIFFOUT B31n	AH17	AP20	- 	+		+	+	
IC .	VREFB3CN0	10	CLK5p		+	DIFFOUT B31p	AG16	AN20	- 	+		+	+	+
C	VREFB3CN0	10	CLK4n		DIFFIO RX B16n	DIFFOUT_B31p	AH16	AP18	+	1	1	+	1	
C	VREFB3CN0	10	CLK4n CLK4p		DIFFIO_RX_B16fi	DIFFOUT_B32n	AH15	AN18	+	1	1	+	1	
C		10	CLK4p CLK6p	-	DIFFIO_RX_B16p DIFFIO_RX_B17p	DIFFOUT_B32p	AG14	AN18 AN15	+	+	-	+	1	
		•							_	+	1	+	+	
iC .	VREFB4CN0	IU	CLK6n	1	DIFFIO_RX_B17n	DIFFOUT_B33n	AH14	AP15	1	1	1	i	i	1

Pin List Page 3 of 23



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
4C	VREFB4CN0	IO	CLK7p			DIFFOUT B34p	AH12	AN17						
4C	VREFB4CN0	IO	CLK7n			DIFFOUT_B34n	AH13	AP17						
4C	VREFB4CN0	10			DIFFIO_RX_B18p	DIFFOUT_B35p	AF14	AE17						
4C	VREFB4CN0	IO			DIFFIO_RX_B18n	DIFFOUT_B35n	AG13	AF17						
4C	VREFB4CN0	IO				DIFFOUT_B36p	Y13	AH16	DQ9B			DQ9B		
4C	VREFB4CN0	10				DIFFOUT_B36n	Y14	AJ15	DQ9B			DQ9B		
4C	VREFB4CN0	IO			DIFFIO_RX_B19p	DIFFOUT_B37p	AA13	AE16	DQS9B			DQS9B		
4C	VREFB4CN0	10			DIFFIO_RX_B19n	DIFFOUT_B37n	AA14	AF16	DQSn9B			DQSn9B		
4C	VREFB4CN0	10				DIFFOUT_B38p	AB12	AD17	DQ9B			DQ9B		
4C	VREFB4CN0	10				DIFFOUT_B38n	AB11	AK17	DQ9B			DQ9B		
4C	VREFB4CN0	10			DIFFIO_RX_B20p	DIFFOUT_B39p	AD13	AL16	DQ10B	DQ11B		DQ10B	DQ11B	
4C	VREFB4CN0	10			DIFFIO_RX_B20n	DIFFOUT_B39n	AE12	AM16	DQ10B	DQ11B		DQ10B	DQ11B	
4C	VREFB4CN0	10				DIFFOUT_B40p	AE13	AM17	DQ10B	DQ11B		DQ10B	DQ11B	
4C	VREFB4CN0	10				DIFFOUT_B40n	AE14	AL17	DQ10B	DQ11B		DQ10B	DQ11B	
4C	VREFB4CN0	10			DIFFIO_RX_B21p	DIFFOUT_B41p	AC12	AK15	DQS10B	DQS11B/CQ11B		DQS10B	DQS11B/CQ11B	
4C	VREFB4CN0	10			DIFFIO_RX_B21n	DIFFOUT_B41n	AD11	AL15	DQSn10B	DQSn11B/DQ11B		DQSn10B	DQSn11B/DQ11B	
4C	VREFB4CN0	10				DIFFOUT_B42p	AF12	AM14	DQ11B	DQ11B		DQ11B	DQ11B	
4C	VREFB4CN0	10				DIFFOUT_B42n	AH11	AM15	DQ11B	DQ11B		DQ11B	DQ11B	
4C	VICEI DIGITO	10			DIFFIO_RX_B22p	DIFFOUT_B43p	AE11	AK14	DQS11B	DQ11B/CQn11B		DQS11B	DQ11B/CQn11B	
4C	VREFB4CN0	IO			DIFFIO_RX_B22n	DIFFOUT_B43n	AF11	AL14	DQSn11B	DQ11B		DQSn11B	DQ11B	
4C	VREFB4CN0	IO				DIFFOUT_B44p	AH10	AN14	DQ11B	DQ11B		DQ11B	DQ11B	
4C	VREFB4CN0	10				DIFFOUT_B44n	AG11	AP14	DQ11B	DQ11B		DQ11B	DQ11B	
4A	VREFB4AN0	10			DIFFIO_RX_B23p	DIFFOUT_B45p	Y12	AE15						
4A	VREFB4AN0	10			DIFFIO_RX_B23n	DIFFOUT_B45n	AA11	AF15						
4A	VREFB4AN0	10				DIFFOUT_B46p	Y10	AF14						
4A	VREFB4AN0	10				DIFFOUT_B46n	Y11	AG15						
4A	VREFB4AN0	10			DIFFIO_RX_B24p	DIFFOUT_B47p	AC10	AN12	DQ12B	DQ15B		DQ12B	DQ15B	
4A	VREFB4AN0	10			DIFFIO_RX_B24n	DIFFOUT_B47n	AD10	AP12	DQ12B	DQ15B		DQ12B	DQ15B	
4A	VREFB4AN0	10				DIFFOUT_B48p	AB9	AM13	DQ12B	DQ15B		DQ12B	DQ15B	
4A	VREFB4AN0	10				DIFFOUT_B48n	AB10	AP13	DQ12B	DQ15B		DQ12B	DQ15B	
4A	VREFB4AN0	IO			DIFFIO_RX_B25p	DIFFOUT_B49p	AE9	AN11	DQS12B	DQS15B/CQ15B		DQS12B	DQS15B/CQ15B	
4A	VREFB4AN0	10			DIFFIO_RX_B25n	DIFFOUT_B49n	AE10	AP11	DQSn12B	DQSn15B/DQ15B		DQSn12B	DQSn15B/DQ15B	
4A	VREFB4AN0	10				DIFFOUT_B50p	AF10	AJ12	DQ13B	DQ15B		DQ13B	DQ15B	
4A	VREFB4AN0	10				DIFFOUT_B50n	AF9	AL13	DQ13B	DQ15B		DQ13B	DQ15B	
4A	VICEIDIANO	10			DIFFIO_RX_B26p	DIFFOUT_B51p	AG8	AL11	DQS13B	DQ15B/CQn15B		DQS13B	DQ15B/CQn15B	
4A	VREFB4AN0	10			DIFFIO_RX_B26n	DIFFOUT_B51n	AH8	AM11	DQSn13B	DQ15B		DQSn13B	DQ15B	
4A	VREFB4AN0	10				DIFFOUT_B52p	AH9	AK12	DQ13B	DQ15B		DQ13B	DQ15B	
4A	VREFB4AN0	10				DIFFOUT_B52n	AG10	AL12	DQ13B	DQ15B		DQ13B	DQ15B	
4A	***************************************	10			DIFFIO_RX_B27p	DIFFOUT_B53p	AG7	AH13	DQ14B	DQ16B	DQ17B	DQ14B	DQ16B	DQ17B
4A	VREFB4AN0	10			DIFFIO_RX_B27n	DIFFOUT_B53n	AH6	AJ13	DQ14B	DQ16B	DQ17B	DQ14B	DQ16B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B54p	AH5	AH11	DQ14B	DQ16B	DQ17B	DQ14B	DQ16B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B54n	AH7	AH12	DQ14B	DQ16B	DQ17B	DQ14B	DQ16B	DQ17B
4A	VICEIDIANO	10			DIFFIO_RX_B28p	DIFFOUT_B55p	AF6	AH14	DQS14B	DQS16B/CQ16B	DQ17B	DQS14B	DQS16B/CQ16B	DQ17B
4A	VREFB4AN0	10			DIFFIO_RX_B28n	DIFFOUT_B55n	AG5	AJ14	DQSn14B	DQSn16B/DQ16B	DQ17B	DQSn14B	DQSn16B/DQ16B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B56p	AE7	AJ10	DQ15B	DQ16B	DQ17B	DQ15B	DQ16B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B56n	AE8	AK11	DQ15B	DQ16B	DQ17B	DQ15B	DQ16B	DQ17B
4A	VREFB4AN0	10			DIFFIO_RX_B29p	DIFFOUT_B57p	AE6	AL10	DQS15B	DQ16B/CQn16B	DQS17B/CQ17B	DQS15B	DQ16B/CQn16B	DQS17B/CQ17B
4A	VREFB4AN0	10			DIFFIO_RX_B29n	DIFFOUT_B57n	AF7	AM10	DQSn15B	DQ16B	DQSn17B/DQ17B	DQSn15B	DQ16B	DQSn17B/DQ17B
4A	VREFB4AN0	10				DIFFOUT_B58p	AD7	AL9	DQ15B	DQ16B	DQ17B	DQ15B	DQ16B	DQ17B
4A		10		ļ		DIFFOUT_B58n	AD8	AL8	DQ15B	DQ16B	DQ17B	DQ15B	DQ16B	DQ17B
4A	VREFB4AN0	10			DIFFIO_RX_B30p	DIFFOUT_B59p	AG4	AN9	DQ16B	DQ17B	DQ17B	DQ16B	DQ17B	DQ17B
4A	VREFB4AN0	10			DIFFIO_RX_B30n	DIFFOUT_B59n	AH4	AP9	DQ16B	DQ17B	DQ17B	DQ16B	DQ17B	DQ17B
4A	VICEIDIANO	10				DIFFOUT_B60p	AF3	AM8	DQ16B	DQ17B	DQ17B	DQ16B	DQ17B	DQ17B
4A		10				DIFFOUT_B60n	AF4	AP10	DQ16B	DQ17B	DQ17B	DQ16B	DQ17B	DQ17B
4A	VICEI DAMINO	10			DIFFIO_RX_B31p	DIFFOUT_B61p	AH2	AN8	DQS16B	DQS17B/CQ17B	DQ17B/CQn17B	DQS16B	DQS17B/CQ17B	DQ17B/CQn17B
4A	VREFB4AN0	10			DIFFIO_RX_B31n	DIFFOUT_B61n	AH3	AP8	DQSn16B	DQSn17B/DQ17B	DQ17B	DQSn16B	DQSn17B/DQ17B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B62p	AC6	AN6	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B62n	AC8	AP7	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B
4A	VREFB4AN0	IO	RUP4A		DIFFIO_RX_B32p	DIFFOUT_B63p	AA8	AN5	DQS17B	DQ17B/CQn17B	DQ17B	DQS17B	DQ17B/CQn17B	DQ17B
4A	VREFB4AN0	IO	RDN4A		DIFFIO_RX_B32n	DIFFOUT_B63n	AB7	AP5	DQSn17B	DQ17B	DQ17B	DQSn17B	DQ17B	DQ17B
4A	VREFB4AN0	IO				DIFFOUT_B64p	Y9	AP4	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B
4A	VREFB4AN0	10				DIFFOUT_B64n	AA10	AP6	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B	DQ17B
		nIO_PULLUP		nIO_PULLUP			Y8	AN2						
		nCEO		nCEO			W6	AL3						

Pin List Page 4 of 23



A VFFA A	REFBSANO	O	Optional Function(s) RDN5A RUP5A	Function DCLK nCSO ASDO	Channel DIFFIO_TX_R1n DIFFIO_TX R1p DIFFIO_RX_R1n DIFFIO_RX_R1p DIFFIO_TX_R2n DIFFIO_TX_R2n DIFFIO_TX_R2n DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_RX_R3n DIFFIO_RX_R3n	Output Channel DIFFOUT_R1n DIFFOUT_R2p DIFFOUT_R2n DIFFOUT_R3n DIFFOUT_R3n DIFFOUT_R4n DIFFOUT_R4n DIFFOUT_R5n DIFFOUT_R5n DIFFOUT_R6n	F780 Y6 W7 Y7	F1152 AM3 AM2 AM1 AC11 AC12 AL6 AM7 AB12 AA12 AM5 AM6	F780	F780	for F780	DQ1R DQ1R DQ1R DQS1R DQS1R	DOIR DOIR DOIR DOIR DOIR DOIR DOIR/COn1R	DOIR DOIR DOIR DOIR DOIR DOIR DOIR
A VFR	REFBSANO	ASDO IO		nCSO	DIFFIO_TX_R1p DIFFIO_RX_R1n DIFFIO_RX_R1n DIFFIO_RX_R2p DIFFIO_TX_R2n DIFFIO_TX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3p DIFFIO_RX_R3p	DIFFOUT_R1p DIFFOUT_R2n DIFFOUT_R2p DIFFOUT_R3n DIFFOUT_R3n DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5n	W7	AM2 AM1 AC11 AC12 AL6 AM7 AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFR	REFBSANO	ASDO IO			DIFFIO_TX_R1p DIFFIO_RX_R1n DIFFIO_RX_R1n DIFFIO_RX_R2p DIFFIO_TX_R2n DIFFIO_TX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3p DIFFIO_RX_R3p	DIFFOUT_R1p DIFFOUT_R2n DIFFOUT_R2p DIFFOUT_R3n DIFFOUT_R3n DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5n		AM1 AC11 AC12 AL6 AM7 AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFR	REFBSANO	O			DIFFIO_TX_R1p DIFFIO_RX_R1n DIFFIO_RX_R1n DIFFIO_RX_R2p DIFFIO_TX_R2n DIFFIO_TX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3p DIFFIO_RX_R3p	DIFFOUT_R1p DIFFOUT_R2n DIFFOUT_R2p DIFFOUT_R3n DIFFOUT_R3n DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5n		AC11 AC12 AL6 AM7 AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VIFIA A VIFI	REFBSANO	IO I			DIFFIO_TX_R1p DIFFIO_RX_R1n DIFFIO_RX_R1n DIFFIO_RX_R2p DIFFIO_TX_R2n DIFFIO_TX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3p DIFFIO_RX_R3p	DIFFOUT_R1p DIFFOUT_R2n DIFFOUT_R2p DIFFOUT_R3n DIFFOUT_R3n DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5n		AC12 AL6 AM7 AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFRA A	REFBSANO	IO I			DIFFIO_RX_R1n DIFFIO_RX_R1p DIFFIO_TX_R2n DIFFIO_TX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2n DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3p DIFFIO_RX_R3p	DIFFOUT_R2n DIFFOUT_R2p DIFFOUT_R3n DIFFOUT_R3p DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5n		AL6 AM7 AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFFA A A A	REFBSANO	IO I			DIFFIO_RX_R1p DIFFIO_TX_R2p DIFFIO_TX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_TX_R3p DIFFIO_RX_R3p DIFFIO_RX_R3p	DIFFOUT_R2p DIFFOUT_R3n DIFFOUT_R3p DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5p		AM7 AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFFA A VFFA A VFFA A VFFA A VFFA A A VFFA A A VFFA A A VFFA A VFFA A A A	REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO REFBSANO	O			DIFFIO_TX_R2n DIFFIO_TX_R2p DIFFIO_RX_R2n DIFFIO_RX_R2n DIFFIO_RX_R3n DIFFIO_TX_R3n DIFFIO_TX_R3n DIFFIO_RX_R3n DIFFIO_RX_R3n	DIFFOUT_R3n DIFFOUT_R3p DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5p		AB12 AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFR	REFBSANO	O			DIFFIO_TX_R2p DIFFIO_RX_R2n DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3n DIFFIO_RX_R3p	DIFFOUT_R3p DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5p		AA12 AM5 AM6				DQ1R DQSn1R	DQ1R DQ1R	DQ1R DQ1R DQ1R
A VFFA A A A	REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO	IO			DIFFIO_RX_R2n DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3n DIFFIO_RX_R3p	DIFFOUT_R4n DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5p		AM5 AM6				DQSn1R	DQ1R	DQ1R DQ1R
A VFR	REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO	IO I			DIFFIO_RX_R2p DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3n DIFFIO_RX_R3p	DIFFOUT_R4p DIFFOUT_R5n DIFFOUT_R5p		AM6						DQ1R
A VFF	REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO	IO I			DIFFIO_TX_R3n DIFFIO_TX_R3p DIFFIO_RX_R3n DIFFIO_RX_R3p	DIFFOUT_R5n DIFFOUT_R5p			1			IDUSTR		
A VFF	REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO	IO I			DIFFIO_TX_R3p DIFFIO_RX_R3n DIFFIO_RX_R3p	DIFFOUT_R5p	-	AF11				DQ1R	DQ1R	DQ1R
A VFF	REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO	IO IO IO IO IO			DIFFIO_RX_R3n DIFFIO_RX_R3p		1	AE12				DQ1R	DQ1R	DQ1R
A VFF	REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO REFB5ANO	10 10 10 10 10			DIFFIO_RX_R3p			AL5				DQSn2R	DQSn1R/DQ1R	DQ1R
\(\) \(\)	REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0	10 10 10 10				DIFFOUT R6p		AK6				DQS2R	DQS1R/CQ1R	DQ1R/CQn1R
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0	10 10 10			DIFFIO TX R4n	DIFFOUT R7n		AE8				DQ2R	DQ1R	DQ1R
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0	10 10 10			DIFFIO_TX_R4p	DIFFOUT R7p		AF9				DQ2R	DQ1R	DQ1R
VF VF VF VF VF VF VF VF VF VF VF	REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0	IO IO			DIFFIO RX R4n	DIFFOUT R8n		AH7	1			DQ2R	DQ1R	DQ1R
VF VF VF VF VF VF VF VF VF VF	REFB5AN0 REFB5AN0 REFB5AN0 REFB5AN0	10			DIFFIO RX R4p	DIFFOUT R8p		AJ8	1	1		DQ2R	DQ1R	DQ1R
VF VF VF VF VF VF VF VF	REFB5AN0 REFB5AN0 REFB5AN0	10			DIFFIO TX R5n	DIFFOUT R9n		AE9	1			DQ3R	DQ2R	DQ1R
VF V	REFB5AN0 REFB5AN0	IO			DIFFIO TX R5p	DIFFOUT R9p		AE10	1			DQ3R	DQ2R	DQ1R
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	REFB5AN0	10			DIFFIO RX R5n	DIFFOUT R10n		AJ6	1	1		DQSn3R	DQ2R	DQSn1R/DQ1
VF V		IO			DIFFIO RX R5p	DIFFOUT R10p		AJ7				DQS3R	DQ2R/CQn2R	DQS1R/CQ1R
VF VF VF VF VF VF VF VF		IO	i		DIFFIO TX R6n	DIFFOUT R11n		AG12				DQ3R	DQ2R	DQ1R
VF VF VF VF VF VF	REFB5AN0	IO			DIFFIO TX R6p	DIFFOUT R11p		AF12				DQ3R	DQ2R	DQ1R
VF VF VF VF	REFB5AN0	IO	i		DIFFIO RX R6n	DIFFOUT R12n		AH8				DQSn4R	DQSn2R/DQ2R	DQ1R
VF VF VF	REFB5AN0	IO			DIFFIO RX R6p	DIFFOUT R12p		AJ9				DQS4R	DQS2R/CQ2R	DQ1R
VF VF VF	REFB5AN0	IO.	i		DIFFIO TX R7n	DIFFOUT R13n		AF10				DQ4R	DQ2R	DQ1R
VF	REFB5AN0	IO			DIFFIO TX R7p	DIFFOUT R13p		AG11				DQ4R	DQ2R	DQ1R
VF VF	REFB5AN0	IO			DIFFIO_RX_R7n	DIFFOUT_R14n		AL7				DQ4R	DQ2R	DQ1R
VF	REFB5AN0	IO			DIFFIO RX R7p	DIFFOUT R14p		AK8				DQ4R	DQ2R	DQ1R
	REFB5AN0	ID	i		DIFFIO TX R8n	DIFFOUT R15n		AD11						
	REFB5AN0	IO			DIFFIO TX R8p	DIFFOUT R15p		AD12						
	REFB5AN0	ID	i		DIFFIO RX R8n	DIFFOUT R16n		AG8						
	REFB5AN0	10			DIFFIO_RX_R8p	DIFFOUT_R16p		AG9						
	REFB5CN0	10			DIFFIO_TX_R9n	DIFFOUT_R17n		AB10						
	REFB5CN0	IO			DIFFIO TX R9p	DIFFOUT R17p		AB11						
	REFB5CN0	IO			DIFFIO RX R9n	DIFFOUT R18n		AE6				DQSn5R		
	REFB5CN0	IO			DIFFIO RX R9p	DIFFOUT R18p		AF7				DQS5R		
	REFB5CN0	10			DIFFIO_TX_R10n	DIFFOUT R19n		AB9				DQ5R		
	REFB5CN0	10			DIFFIO TX R10p	DIFFOUT R19p		AC10				DQ5R		
	REFB5CN0	IO	i		DIFFIO RX R10n	DIFFOUT R20n		AG6				DQ5R		
	REFB5CN0	IO			DIFFIO RX R10p	DIFFOUT R20p		AF6				DQ5R		
	REFB5CN0	10	1		DIFFIO TX R11n	DIFFOUT R21n		Y10	1			DQ6R	DQ5R	
	REFB5CN0	10			DIFFIO TX R11p	DIFFOUT R21p		AA11	1	1		DQ6R	DQ5R	1
	REFB5CN0	IO			DIFFIO RX R11n	DIFFOUT R22n		AD6	1			DQSn6R	DQ5R	1
	REFB5CN0	IO			DIFFIO RX R11p	DIFFOUT R22p		AE7	1	1		DQS6R	DQ5R/CQn5R	1
	REFB5CN0	IO	1		DIFFIO TX R12n	DIFFOUT R23n		Y12	1			DQ6R	DQ5R	
	REFB5CN0	10			DIFFIO_TX_R12p	DIFFOUT R23p		W12	1	1		DQ6R	DQ5R	1
	REFB5CN0	IO	1		DIFFIO RX R12n	DIFFOUT R24n		AD8	1			DQSn7R	DQSn5R/DQ5R	
	REFB5CN0	10	1		DIFFIO_RX_R12p	DIFFOUT_R24p		AD9	İ	İ		DQS7R	DQS5R/CQ5R	1
	REFB5CN0	IO	1		DIFFIO_TX_R13n	DIFFOUT R25n		AA8	1			DQ7R	DQ5R	
	REFB5CN0	10	1		DIFFIO TX R13p	DIFFOUT R25p		AA9	1			DQ7R	DQ5R	
	REFB5CN0	ID	i		DIFFIO RX R13n	DIFFOUT R26n		AC7				DQ7R	DQ5R	1
	REFB5CN0	IO			DIFFIO RX R13p	DIFFOUT R26p		AB8	1			DQ7R	DQ5R	t
	REFB5CN0	10	1		DIFFIO TX R14n	DIFFOUT R27n		V10	1					
	REFB5CN0	10			DIFFIO_TX_R14p	DIFFOUT_R27p		W11	1					t
		10	CLK9n	1	DIFFIO RX R14n	DIFFOUT R28n		AC6		1			1	t
	REFB5CN0	10	CLK9p		DIFFIO_RX_R14II	DIFFOUT_R28p		AB6	+	+		+	+	+
	REFB5CN0	CLK8n	CLK9p CLK8n		211 1 10 1 (V 1 (1 (1 4 b)	511 1 00 1_1\20p		AA6	+	+		+	+	+
	REFB5CN0	CLK8p	CLK8p			+		AA7	+	+		+		
	REFB6CN0	CLK10p	CLK10p		1	†	1	N7	+	1		1		
	REFB6CN0	CLK10p	CLK10p	+	+	+	_	N6		+		+	+	+
VF			CLK10h CLK11p	+	DIFFIO_RX_R15p	DIFFOUT_R29p		M6	+	1		1		

Pin List Page 5 of 23



6C	VREFB6CNO VREFB6ANO	Pin Name/Function 10 10 10 10 10 10 10 10 10 10 10 10 10	Optional Function(s) CLK11n PLL_R2_FB_CLKOUT0p PLL_R2_CLKOUT0n	Function	Channel DIFFIO_RX_R15n DIFFIO_TX_R15p DIFFIO_TX_R15p DIFFIO_TX_R16p DIFFIO_RX_R16n DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p	Output Channel DIFFOUT_R29n DIFFOUT_R30p DIFFOUT_R30n DIFFOUT_R31p DIFFOUT_R31p DIFFOUT_R31p DIFFOUT_R32p DIFFOUT_R32p DIFFOUT_R33n DIFFOUT_R33n DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34p DIFFOUT_R35p DIFFOUT_R36p DIFFOUT_R36p DIFFOUT_R36p DIFFOUT_R36p DIFFOUT_R37p	F780	F1152 M5 T9 U9 M7 L6 R11 R10 J5 K5 T11 U10 K6 L5 R13 R12	F780	F780	for F780	DQ8R DQ8R DQ8R DQ8R DQ8R DQ8R DQSnBR DQSnBR DQ9R DQ9R DQSPR DQSnP DQSPR DQ9R DQ9R DQ9R	DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ30R/CQ10R DQ30R/CQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R	for F1152
66C	VREFB6CNO VREFB6CNO	10 10 10 10 10 10 10 10 10 10 10 10 10 1	PLL_R2_FB_CLKOUT0p		DIFFIO_TX_R15p DIFFIO_TX_R15p DIFFIO_TX_R15p DIFFIO_RX_R16p DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R19p DIFFIO_TX_R19p	DIFFOUT_R30p DIFFOUT_R30n DIFFOUT_R31p DIFFOUT_R31p DIFFOUT_R32p DIFFOUT_R32p DIFFOUT_R32n DIFFOUT_R33n DIFFOUT_R33n DIFFOUT_R34n DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35p DIFFOUT_R35p DIFFOUT_R35p DIFFOUT_R36n DIFFOUT_R36p DIFFOUT_R36p		T9 U9 M7 L6 R11 R10 J5 K5 T11 U10 K6 L5 R13 R12				DQ8R DQ8R DQ8R DQSBR DQSnBR DQ9R DQ9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R	DQ10R DQ10R DQ10R DQ10R DQS10R/CQ10R DQS10R/CQ10R DQ10R DQ10R DQ10R/CQn10R DQ10R DQ10R DQ10R DQ10R DQ10R	
SC	VREFB6CNO VREFB6CNO	10 10 10 10 10 10 10 10 10 10 10 10 10 1			DIFFIO_TX_R15n DIFFIO_RX_R16n DIFFIO_RX_R16n DIFFIO_TX_R16n DIFFIO_TX_R16n DIFFIO_TX_R16n DIFFIO_RX_R17n DIFFIO_RX_R17n DIFFIO_TX_R17n DIFFIO_TX_R17n DIFFIO_TX_R17n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R19n DIFFIO_RX_R19n	DIFFOUT_R30n DIFFOUT_R31p DIFFOUT_R31n DIFFOUT_R32p DIFFOUT_R32n DIFFOUT_R33p DIFFOUT_R33p DIFFOUT_R34p DIFFOUT_R34p DIFFOUT_R35n DIFFOUT_R35n DIFFOUT_R35n DIFFOUT_R35n DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R36n		U9 M7 L6 R11 R10 J5 K5 T11 U10 K6 L5 R13 R12				DQ8R DQ8R DQ8R DQSBR DQSnBR DQ9R DQ9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R	DQ10R DQ10R DQ10R DQ10R DQS10R/CQ10R DQS10R/CQ10R DQ10R DQ10R DQ10R/CQn10R DQ10R DQ10R DQ10R DQ10R DQ10R	
SC	VREFB6CNO VREFB6ANO	100 100 100 100 100 100 100 100 100 100	FLL IVE CLINO (10)		DIFFIO_RX_R16p DIFFIO_RX_R16p DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_RX_R17p DIFFIO_RX_R17p DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R19p DIFFIO_RX_R19p	DIFFOUT_R31p DIFFOUT_R31n DIFFOUT_R32n DIFFOUT_R32n DIFFOUT_R32n DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34p DIFFOUT_R34n DIFFOUT_R35n DIFFOUT_R35n DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R36n		M7 L6 R11 R10 J5 K5 T11 U10 K6 L5 R13 R12				DQ8R DQ8R DQ8R DQSBR DQSnBR DQ9R DQ9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R	DQ10R DQ10R DQ10R DQ10R DQS10R/CQ10R DQS10R/CQ10R DQ10R DQ10R DQ10R/CQn10R DQ10R DQ10R DQ10R DQ10R DQ10R	
Sec	VREFB6CNO VREFB6ANO VREFB6ANO	100 100 100 100 100 100 100 100 100 100			DIFFIO RX R16n DIFFIO TX R16p DIFFIO TX R16p DIFFIO TX R16p DIFFIO RX R17p DIFFIO RX R17p DIFFIO TX R17p DIFFIO TX R17p DIFFIO TX R18p DIFFIO TX R18p DIFFIO TX R18p DIFFIO TX R18p DIFFIO TX R18p DIFFIO TX R18p DIFFIO TX R18p DIFFIO RX R19p DIFFIO RX R19p	DIFFOUT_R31n DIFFOUT_R32p DIFFOUT_R32n DIFFOUT_R33n DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R37p		L6 R11 R10 J5 K5 T11 U10 K6 L5 R13 R12				DQ8R DQ8R DQ8R DQSBR DQSnBR DQ9R DQ9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R DQSn9R	DQ10R DQ10R DQ10R DQ10R DQS10R/CQ10R DQS10R/CQ10R DQ10R DQ10R DQ10R/CQn10R DQ10R DQ10R DQ10R DQ10R DQ10R	
SC	VREFB6CNO VREFB6ANO	10			DIFFIO_TX_R16p DIFFIO_TX_R16p DIFFIO_RX_R17p DIFFIO_RX_R17n DIFFIO_TX_R17n DIFFIO_TX_R17n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R19p DIFFIO_RX_R19p DIFFIO_RX_R19p	DIFFOUT_R32p DIFFOUT_R32n DIFFOUT_R33p DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36n DIFFOUT_R36p DIFFOUT_R36p DIFFOUT_R36p		R11 R10 J5 K5 T11 U10 K6 L5 R13 R12				DQ8R DQ8R DQS8R DQSn8R DQSn8R DQ9R DQ9R DQ9R DQS9R DQSn9R DQSn9R DQSn9R	DQ10R DQ10R DQ510R/CQ10R DQS10R/CQ10R DQS10R/DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R	
Sec	VREFB6CNO VREFB6ANO	100 100 100 100 100 100 100 100 100 100			DIFFIO_TX_R16n DIFFIO_RX_R17p DIFFIO_TX_R17n DIFFIO_TX_R17p DIFFIO_TX_R17p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R19p DIFFIO_RX_R19p	DIFFOUT_R32n DIFFOUT_R33p DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34p DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R37p		R10 J5 K5 T11 U10 K6 L5 R13 R12				DQ8R DQS8R DQSn8R DQ9R DQ9R DQ9R DQS9R DQS9R DQSn9R DQSn9R	DQ10R DQS10R/CQ10R DQSn10R/DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R DQ10R	
SGC	VREFB6CNO VREFB6ANO VREFB6ANO	100 100 100 100 100 100 100 100 100 100			DIFFIO_RX_R17p DIFFIO_RX_R17n DIFFIO_TX_R17p DIFFIO_TX_R17n DIFFIO_RX_R18p DIFFIO_RX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R19p DIFFIO_RX_R19p DIFFIO_RX_R19p	DIFFOUT_R33p DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R37p		J5 K5 T11 U10 K6 L5 R13 R12				DQS8R DQSn8R DQ9R DQ9R DQ9R DQS9R DQSn9R DQSn9R DQSn9R	DQS10R/CQ10R DQSn10R/DQ10R DQ10R DQ10R DQ10R DQ10R/CQn10R DQ10R/CQn10R DQ10R	
66C	WREFBGCNO WREFBGANO	100 100 100 100 100 100 100 100 100 100			DIFFIO_RX_R17n DIFFIO_TX_R17p DIFFIO_TX_R17n DIFFIO_RX_R18p DIFFIO_RX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19p	DIFFOUT_R33n DIFFOUT_R34p DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R36n DIFFOUT_R37p		K5 T11 U10 K6 L5 R13 R12				DQSn8R DQ9R DQ9R DQS9R DQS9R DQSn9R DQ9R	DQSn10R/DQ10R DQ10R DQ10R DQ10R DQ10R/CQn10R DQ10R DQ10R DQ10R	
6C	VREFB6CNO VREFB6ANO	100 100 100 100 100 100 100 100 100 100			DIFFIO_TX_R17p DIFFIO_TX_R17n DIFFIO_RX_R18p DIFFIO_RX_R18n DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18n DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19n	DIFFOUT_R34p DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R37p		T11 U10 K6 L5 R13 R12				DQ9R DQ9R DQS9R DQSn9R DQ9R	DQ10R DQ10R DQ10R/CQn10R DQ10R DQ10R	
6C	VREFB6CNO VREFB6CNO	10 10 10 10 10 10 10 10 10 10 10 10			DIFFIO_TX_R17n DIFFIO_RX_R18p DIFFIO_RX_R18n DIFFIO_TX_R18p DIFFIO_TX_R18p DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19p	DIFFOUT_R34n DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R37p		U10 K6 L5 R13 R12				DQ9R DQS9R DQSn9R DQ9R	DQ10R DQ10R/CQn10R DQ10R DQ10R	
6C	VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO	10 10 10 10 10 10 10 10 10 10			DIFFIO_RX_R18p DIFFIO_RX_R18n DIFFIO_TX_R18p DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19n	DIFFOUT_R35p DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R37p		K6 L5 R13 R12				DQS9R DQSn9R DQ9R	DQ10R/CQn10R DQ10R DQ10R	
6C	VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6ANO VREFB6ANO	10 10 10 10 10 10 10 10 10 10			DIFFIO_RX_R18n DIFFIO_TX_R18p DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19n	DIFFOUT_R35n DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R37p		L5 R13 R12				DQSn9R DQ9R	DQ10R DQ10R	
6C	VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO	10 10 10 10 10 10 10 10 10			DIFFIO_TX_R18p DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19n	DIFFOUT_R36p DIFFOUT_R36n DIFFOUT_R37p		R12					DQ10R	
6C	VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6NO VREFB6NO	10 10 10 10 10 10 10			DIFFIO_TX_R18n DIFFIO_RX_R19p DIFFIO_RX_R19n	DIFFOUT_R36n DIFFOUT_R37p		R12						
6C	VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6AN0 VREFB6AN0	10 10 10 10 10 10			DIFFIO_RX_R19p DIFFIO_RX_R19n	DIFFOUT_R37p								
6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6A \\	VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6AN0 VREFB6AN0	10 10 10 10 10			DIFFIO_RX_R19n			L9				DQ10R	Batton	
6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6C \\ 6A \\ 6A \\ 6A \\ 6A \\	VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6CNO VREFB6ANO VREFB6ANO	10 10 10 10 10				DIFFOUT R37n		M8				DQ10R		
6C \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6AN0 VREFB6AN0	10 10 10			DIFFIO_TX_R19p	DIFFOUT R38p		N9				DQ10R		
6C \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6CN0 VREFB6AN0 VREFB6AN0	IO IO			DIFFIO TX R19n	DIFFOUT R38n		N8				DQ10R		
6C \\ 6C \\ 6A \\ 6A \\ 6A \\	VREFB6CN0 VREFB6CN0 VREFB6AN0 VREFB6AN0	10			DIFFIO_RX_R20p	DIFFOUT_R39p		L8				DQS10R		
6C \\ 6C \\ 6A \\ 6A \\ 6A \\	VREFB6CN0 VREFB6CN0 VREFB6AN0 VREFB6AN0				DIFFIO RX R20n	DIFFOUT R39n		K7				DQSn10R		
6C \\ 6A \\ 6A \\ 6A \\	VREFB6CN0 VREFB6AN0 VREFB6AN0				DIFFIO TX R20p	DIFFOUT R40p		N10						
6A \\ 6A \\ 6A \\	VREFB6AN0 VREFB6AN0	IO			DIFFIO TX R20n	DIFFOUT R40n	1	P9						
6A \	VREFB6AN0	IO			DIFFIO RX R21p	DIFFOUT R41p		J7						
6A \		10			DIFFIO RX R21n	DIFFOUT R41n	1	H6						
	VREFB6AN0	IO			DIFFIO TX R21p	DIFFOUT R42p		L11						
		IO			DIFFIO TX R21n	DIFFOUT R42n		M10						
	VREFB6AN0	IO			DIFFIO RX R22p	DIFFOUT R43p		F9				DQ11R	DQ13R	DQ14R
	VREFB6AN0	IO			DIFFIO RX R22n	DIFFOUT R43n		G8				DQ11R	DQ13R	DQ14R
	VREFB6AN0	IO			DIFFIO_TX_R22p	DIFFOUT_R44p		H9				DQ11R	DQ13R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO TX R22n	DIFFOUT R44n		J8				DQ11R	DQ13R	DQ14R
	VREFB6AN0	10			DIFFIO RX R23p	DIFFOUT R45p		G9				DQS11R	DQS13R/CQ13R	DQ14R
	VREFB6AN0	10			DIFFIO RX R23n	DIFFOUT R45n		H8				DQSn11R	DQSn13R/DQ13R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO TX R23p	DIFFOUT R46p		H11				DQ12R	DQ13R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO TX R23n	DIFFOUT_R46n		J10				DQ12R	DQ13R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO_RX_R24p	DIFFOUT R47p		G7				DQS12R	DQ13R/CQn13R	DQS14R/CQ14R
6A \	VREFB6AN0	IO			DIFFIO RX R24n	DIFFOUT R47n		G6				DQSn12R	DQ13R	DQSn14R/DQ14R
	VREFB6AN0	10			DIFFIO TX R24p	DIFFOUT R48p		P12				DQ12R	DQ13R	DQ14R
	VREFB6AN0	IO			DIFFIO TX R24n	DIFFOUT R48n		P11				DQ12R	DQ13R	DQ14R
	VREFB6AN0	10			DIFFIO RX R25p	DIFFOUT R49p		F7				DQ13R	DQ14R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO RX R25n	DIFFOUT R49n		F6				DQ13R	DQ14R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO TX R25p	DIFFOUT R50p		J9				DQ13R	DQ14R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO TX R25n	DIFFOUT R50n		K8				DQ13R	DQ14R	DQ14R
6A \	VREFB6AN0	IO			DIFFIO_RX_R26p	DIFFOUT_R51p		C6				DQS13R	DQS14R/CQ14R	DQ14R/CQn14R
		IO			DIFFIO_RX_R26n	DIFFOUT_R51n		C5				DQSn13R	DQSn14R/DQ14R	DQ14R
	VREFB6AN0	IO			DIFFIO_TX_R26p	DIFFOUT_R52p		K11				DQ14R	DQ14R	DQ14R
	VREFB6AN0	IO			DIFFIO TX R26n	DIFFOUT R52n		K10				DQ14R	DQ14R	DQ14R
	VREFB6AN0	IO			DIFFIO_RX_R27p	DIFFOUT_R53p		D7				DQS14R	DQ14R/CQn14R	DQ14R
		IO			DIFFIO RX R27n	DIFFOUT R53n		E6				DQSn14R	DQ14R	DQ14R
	VREFB6AN0	IO			DIFFIO_TX_R27p	DIFFOUT_R54p		M12				DQ14R	DQ14R	DQ14R
	VREFB6AN0	IO			DIFFIO_TX_R27n	DIFFOUT_R54n		M11				DQ14R	DQ14R	DQ14R
	VREFB6AN0	IO	RUP6A	1	DIFFIO_RX_R28p	DIFFOUT_R55p		C7		1			1	<u> </u>
6A \	VREFB6AN0	Ю	RDN6A		DIFFIO RX R28n	DIFFOUT R55n		D6						
	VREFB6AN0	IO			DIFFIO_TX_R28p	DIFFOUT_R56p		N12						
	VREFB6AN0	IO			DIFFIO_TX_R28n	DIFFOUT_R56n		N11						
		MSEL2		MSEL2			J7	B1						
		MSEL1	İ	MSEL1	1	1	J9	C3		1			1	
		MSEL0		MSEL0			K9	B2						
7A \	VREFB7AN0	IO	1	1		DIFFOUT T1n	F7	A6	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T
	VREFB7AN0	10	1	1		DIFFOUT T1p	G8	A4	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T
	VREFB7AN0	10	RDN7A	1	DIFFIO_RX_T1n	DIFFOUT T2n	E7	A5	DQSn1T	DQ1T	DQ1T	DQSn1T	DQ1T	DQ1T
	VREFB7AN0	10	RUP7A	İ	DIFFIO RX T1p	DIFFOUT T2p	F8	B5	DQS1T	DQ1T/CQn1T	DQ1T	DQS1T	DQ1T/CQn1T	DQ1T
	VREFB7AN0				1-2-1-1	DIFFOUT T3n	G9	A7	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T
	VREFB7AN0		1	1	1	DIFFOUT_T3p	H9	B6	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
7A	VREFB7AN0	IO	optional Function(o)		DIFFIO RX T2n	DIFFOUT T4n	D6	A8	DQSn2T	DQSn1T/DQ1T	DQ1T	DQSn2T	DQSn1T/DQ1T	DQ1T
7A	VREFB7AN0	IO			DIFFIO RX T2p	DIFFOUT T4p	E6	B8	DQS2T	DQS1T/CQ1T	DQ1T/CQn1T	DQS2T	DQS1T/CQ1T	DQ1T/CQn1T
7A		IO				DIFFOUT T5n	D5	A10	DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	DQ1T
7A	VREFB7AN0	IO				DIFFOUT_T5p	F6	C9	DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	DQ1T
7A	VREFB7AN0	IO			DIFFIO RX T3n	DIFFOUT T6n	C4	A9	DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	DQ1T
7A	VREFB7AN0	IO			DIFFIO RX T3p	DIFFOUT T6p	C5	B9	DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	DQ1T
7A	VREFB7AN0	IO				DIFFOUT T7n	A2	E8	DQ3T	DQ2T	DQ1T	DQ3T	DQ2T	DQ1T
7A		IO				DIFFOUT_T7p	B3	D8	DQ3T	DQ2T	DQ1T	DQ3T	DQ2T	DQ1T
7A	VREFB7AN0	IO			DIFFIO_RX_T4n	DIFFOUT_T8n	A3	C10	DQSn3T	DQ2T	DQSn1T/DQ1T	DQSn3T	DQ2T	DQSn1T/DQ1T
7A	VREFB7AN0	IO			DIFFIO_RX_T4p	DIFFOUT_T8p	B4	D10	DQS3T	DQ2T/CQn2T	DQS1T/CQ1T	DQS3T	DQ2T/CQn2T	DQS1T/CQ1T
7A	VREFB7AN0	Ю				DIFFOUT_T9n	A5	F10	DQ3T	DQ2T	DQ1T	DQ3T	DQ2T	DQ1T
7A	VREFB7AN0	IO				DIFFOUT T9p	A4	D9	DQ3T	DQ2T	DQ1T	DQ3T	DQ2T	DQ1T
7A	VREFB7AN0	IO			DIFFIO RX T5n	DIFFOUT T10n	A6	G12	DQSn4T	DQSn2T/DQ2T	DQ1T	DQSn4T	DQSn2T/DQ2T	DQ1T
7A	VREFB7AN0	IO			DIFFIO_RX_T5p	DIFFOUT T10p	B6	H12	DQS4T	DQS2T/CQ2T	DQ1T	DQS4T	DQS2T/CQ2T	DQ1T
7A	VREFB7AN0	IO				DIFFOUT T11n	C7	F13	DQ4T	DQ2T	DQ1T	DQ4T	DQ2T	DQ1T
7A		10				DIFFOUT T11p	D7	G13	DQ4T	DQ2T	DQ1T	DQ4T	DQ2T	DQ1T
7A	VREFB7AN0	IO			DIFFIO RX T6n	DIFFOUT T12n	A7	F11	DQ4T	DQ2T	DQ1T	DQ4T	DQ2T	DQ1T
7A		IO			DIFFIO RX T6p	DIFFOUT T12p	B7	G11	DQ4T	DQ2T	DQ1T	DQ4T	DQ2T	DQ1T
7A	_	10				DIFFOUT_T13n	B9	C12	DQ5T	DQ3T		DQ5T	DQ3T	
7A	VREFB7AN0	10	1	1	1	DIFFOUT T13p	A8	D12	DQ5T	DQ3T		DQ5T	DQ3T	1
7A		10			DIFFIO_RX_T7n	DIFFOUT_T14n	C8	D11	DQSn5T	DQ3T		DQSn5T	DQ3T	
7A	VREFB7AN0	10			DIFFIO_RX_T7p	DIFFOUT T14p	D8	E11	DQS5T	DQ3T/CQn3T		DQS5T	DQ3T/CQn3T	
7A		10	_		DIITIO_IOX_17p	DIFFOUT T15n	B10	D13	DQ5T	DQ3T		DQ5T	DQ3T	
7A	VREFB7AN0	10	_			DIFFOUT T15p	A9	E12	DQ5T	DQ3T		DQ5T	DQ3T	
7A	VREFB7AN0	10			DIFFIO RX T8n	DIFFOUT T16n	D10	A11	DQSn6T	DQSn3T/DQ3T		DQSn6T	DQSn3T/DQ3T	
7A	_	10			DIFFIO RX T8p	DIFFOUT T16p	E9	B11	DQS6T	DQS3T/CQ3T		DQS6T	DQS3T/CQ3T	
7A		10			DIFFIO_KA_Top	DIFFOUT_T17n	F10	A13	DQ36T	DQ331/CQ31		DQ56T	DQ331/CQ31	
7A	VREFB7AN0	10				DIFFOUT T17p	E10	C13	DQ6T	DQ3T		DQ6T	DQ3T	
7A	VREFB7AN0	10	+		DIFFIO RX T9n	DIFFOUT_T18n	C10	A12	DQ6T	DQ3T		DQ6T	DQ3T	
7A 7A	VREFB7AN0 VREFB7AN0	10			DIFFIO_RX_19h	DIFFOUT_T18h	D9	B12	DQ6T	DQ3T		DQ6T	DQ3T DQ3T	
7A 7A		•			DIFFIO_RX_19p	DIFFOUT_T18p		F14	DQ61	DQ31		DQ61	DQ31	
7A 7A		10				DIFFOUT_T19n DIFFOUT_T19p	H10 G11	H14						
7A 7A	VREFB7AN0 VREFB7AN0	10			DIFFIG BY T40	DIFFOUT_T19p	J11	H15						
		10			DIFFIO_RX_T10n									
7A		10			DIFFIO_RX_T10p	DIFFOUT_T20p	J12	J15	DOTT	DOTT		DOTT	DOTT	
7C	VREFB7CN0	10				DIFFOUT_T21n	A11	A14	DQ7T DQ7T	DQ7T		DQ7T	DQ7T	
7C 7C	VREFB7CN0	10			DIFFIG BY T44	DIFFOUT_T21p	A10	B14		DQ7T		DQ7T	DQ7T	
	VREFB7CN0	10			DIFFIO_RX_T11n	DIFFOUT_T22n	C11	D14	DQSn7T	DQ7T		DQSn7T	DQ7T	
7C	VREFB7CN0				DIFFIO_RX_T11p	DIFFOUT_T22p	D11	E14	DQS7T	DQ7T/CQn7T		DQS7T	DQ7T/CQn7T	ļ
7C		10				DIFFOUT_T23n	B12	C15	DQ7T	DQ7T		DQ7T	DQ7T	ļ
7C	VREFB7CN0	10				DIFFOUT_T23p	D12	C14	DQ7T	DQ7T		DQ7T	DQ7T	ļ
7C	VREFB7CN0	IO			DIFFIO_RX_T12n	DIFFOUT_T24n	E12	D15	DQSn8T	DQSn7T/DQ7T		DQSn8T	DQSn7T/DQ7T	ļ
7C		IO .			DIFFIO_RX_T12p	DIFFOUT_T24p	F11	E15	DQS8T	DQS7T/CQ7T		DQS8T	DQS7T/CQ7T	ļ
7C		10				DIFFOUT_T25n	F13	D17	DQ8T	DQ7T		DQ8T	DQ7T	ļ
7C	VREFB7CN0	10				DIFFOUT_T25p	E13	C17	DQ8T	DQ7T		DQ8T	DQ7T	↓
7C	VREFB7CN0	10	-	-	DIFFIO_RX_T13n	DIFFOUT_T26n	C13	C16	DQ8T	DQ7T		DQ8T	DQ7T	
7C	VREFB7CN0	IO	-	-	DIFFIO_RX_T13p	DIFFOUT_T26p	D13	D16	DQ8T	DQ7T		DQ8T	DQ7T	
7C	VREFB7CN0	IO .				DIFFOUT_T27n	H12	E17	DQ9T			DQ9T		
7C	VREFB7CN0			-		DIFFOUT_T27p	G12	L17	DQ9T	+	ļ	DQ9T	+	
7C	VREFB7CN0				DIFFIO_RX_T14n	DIFFOUT_T28n	G14	J16	DQSn9T			DQSn9T		
7C		10			DIFFIO_RX_T14p	DIFFOUT_T28p	H13	K16	DQS9T			DQS9T		
7C	VREFB7CN0	IO .			1	DIFFOUT_T29n	J14	F15	DQ9T			DQ9T		
7C	VREFB7CN0	10			1	DIFFOUT_T29p	J13	G16	DQ9T			DQ9T		
7C	VREFB7CN0	10			DIFFIO_RX_T15n	DIFFOUT_T30n	C14	J17		1			1	<u> </u>
7C		10			DIFFIO_RX_T15p	DIFFOUT_T30p	D14	K17		1			1	ļ
7C	VREFB7CN0	10	CLK13n			DIFFOUT_T31n	A14	A17		1			1	ļ
7C	VREFB7CN0	10	CLK13p			DIFFOUT_T31p	B13	B17						
7C	VREFB7CN0	10	CLK12n		DIFFIO_RX_T16n	DIFFOUT_T32n	A12	A15						<u> </u>
7C	VREFB7CN0	10	CLK12p		DIFFIO_RX_T16p	DIFFOUT_T32p	A13	B15						
8C	VREFB8CN0	10	CLK14p		DIFFIO_RX_T17p	DIFFOUT_T33p	B15	B18						
8C	VREFB8CN0	Ю	CLK14n		DIFFIO_RX_T17n	DIFFOUT_T33n	A15	A18						
ВС	VREFB8CN0	Ю	CLK15p			DIFFOUT_T34p	B16	B20						
вС	VREFB8CN0	Ю	CLK15n			DIFFOUT_T34n	A16	A20						
3C	VREFB8CN0	Ю	PLL_T1_FBp/CLKOUT1		DIFFIO_RX_T18p	DIFFOUT_T35p	D15	D18						
BC	VREFB8CN0	IO	PLL T1 FBn/CLKOUT2	1	DIFFIO RX T18n	DIFFOUT T35n	C15	C18	1	1	1	1	1	+



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
3C	VREFB8CN0	IO	PLL T1 CLKOUT0p	unction	Chamie	DIFFOUT T36p	J15	K18	1700	1700	101 1700	11132	11132	101 11132
BC	VREFB8CN0	IO	PLL T1 CLKOUT0n			DIFFOUT T36n	H15	J18						
3C	VREFB8CN0	10			DIFFIO_RX_T19p	DIFFOUT_T37p	E16	K19						
BC .	VREFB8CN0	IO			DIFFIO_RX_T19n	DIFFOUT_T37n	D16	J19						
3C	VREFB8CN0	10	PLL_T1_CLKOUT3			DIFFOUT_T38p	J16	L18						
3C	VREFB8CN0	10	PLL_T1_CLKOUT4			DIFFOUT_T38n	H16	M18						
3C	VREFB8CN0	10			DIFFIO_RX_T20p	DIFFOUT_T39p	A19	D19	DQ10T	DQ11T		DQ10T	DQ11T	
ВС	VIVE BOOM	IO .			DIFFIO_RX_T20n	DIFFOUT_T39n	A18	C19	DQ10T	DQ11T		DQ10T	DQ11T	
BC .	VREFB8CN0	IO				DIFFOUT_T40p	A17	F19	DQ10T	DQ11T		DQ10T	DQ11T	
BC BC	VREFB8CN0	10			DIFFIG BY TO	DIFFOUT_T40n	B18	F20	DQ10T	DQ11T		DQ10T	DQ11T	
BC BC	VREFB8CN0 VREFB8CN0	IO .	_		DIFFIO_RX_T21p DIFFIO_RX_T21n	DIFFOUT_T41p DIFFOUT T41n	C18 C17	E20 D20	DQS10T DQSn10T	DQS11T/CQ11T DQSn11T/DQ11T		DQS10T DQSn10T	DQS11T/CQ11T DQSn11T/DQ11T	
BC	VREFB8CN0	10	+		DIFFIO_RX_1210	DIFFOUT_T4Th	G17	C20	DQSH101 DQ11T	DQSH11/DQ111		DQSH101 DQ11T	DQSHTT/DQTTT	
BC	VREFB8CN0	10				DIFFOUT T42n	D17	C21	DQ11T	DQ11T		DQ11T	DQ11T	
BC BC	VREFB8CN0	10			DIFFIO RX T22p	DIFFOUT T43p	F17	E21	DQS11T	DQ11T/CQn11T		DQS11T	DQ11T/CQn11T	
BC		IO			DIFFIO RX T22n	DIFFOUT T43n	E18	D21	DQSn11T	DQ11T		DQSn11T	DQ11T	
BC	VREFB8CN0	10				DIFFOUT T44p	D18	A21	DQ11T	DQ11T		DQ11T	DQ11T	
BC		10				DIFFOUT_T44n	F18	B21	DQ11T	DQ11T		DQ11T	DQ11T	
ВА	VREFB8AN0	10			DIFFIO_RX_T23p	DIFFOUT_T45p	J17	J21						
3A	VREFB8AN0	10			DIFFIO_RX_T23n	DIFFOUT_T45n	H18	H21						
BA	VREFB8AN0	10				DIFFOUT_T46p	H19	J20						
3A	VREFB8AN0	10				DIFFOUT_T46n	J18	G20						
BA		10			DIFFIO_RX_T24p	DIFFOUT_T47p	C19	B23	DQ12T	DQ15T		DQ12T	DQ15T	
BA .	VREFB8AN0	IO .			DIFFIO_RX_T24n	DIFFOUT_T47n	B19	A23	DQ12T	DQ15T		DQ12T	DQ15T	
BA .	VREFB8AN0	10				DIFFOUT_T48p	A20	A22	DQ12T	DQ15T		DQ12T	DQ15T	
BA .	VREFB8AN0	10			DIFFIG BY TOS	DIFFOUT_T48n	A21	C22	DQ12T	DQ15T		DQ12T	DQ15T	
BA .	VREFB8AN0 VREFB8AN0	10			DIFFIO_RX_T25p DIFFIO_RX_T25n	DIFFOUT_T49p DIFFOUT T49n	C20 B21	B24	DQS12T	DQS15T/CQ15T DQSn15T/DQ15T		DQS12T	DQS15T/CQ15T DQSn15T/DQ15T	
BA BA	VREFB8AN0 VREFB8AN0	10	_		DIFFIO_RX_125n	DIFFOUT_149n DIFFOUT_T50p	F19	A24 F22	DQSn12T DQ13T	DQSn151/DQ151 DQ15T		DQSn12T DQ13T	DQSn151/DQ151 DQ15T	
SA RA	VREFB8AN0	IO .		_		DIFFOUT_T50p	G19	G22	DQ13T	DQ15T		DQ13T	DQ15T	
RA		IO			DIFFIO RX T26p	DIFFOUT T51p	E19	D23	DQS13T	DQ15T/CQn15T		DQS13T	DQ15T/CQn15T	
RA		IO			DIFFIO RX T26n	DIFFOUT T51n	D19	C23	DQSn13T	DQ151/CQI1151		DQSn13T	DQ15T/CQITIST	
BA .	VREFB8AN0	IO			Bii 1 10_10X_12011	DIFFOUT T52p	D20	F21	DQ13T	DQ15T		DQ13T	DQ15T	
BA	VREFB8AN0	IO				DIFFOUT_T52n	F20	D22	DQ13T	DQ15T		DQ13T	DQ15T	
8A	VREFB8AN0	10			DIFFIO_RX_T27p	DIFFOUT_T53p	D21	E24	DQ14T	DQ16T	DQ17T	DQ14T	DQ16T	DQ17T
BA	VREFB8AN0	IO			DIFFIO_RX_T27n	DIFFOUT_T53n	C21	D24	DQ14T	DQ16T	DQ17T	DQ14T	DQ16T	DQ17T
8A	VREFB8AN0	10				DIFFOUT_T54p	A22	G23	DQ14T	DQ16T	DQ17T	DQ14T	DQ16T	DQ17T
BA		10				DIFFOUT_T54n	A23	G24	DQ14T	DQ16T	DQ17T	DQ14T	DQ16T	DQ17T
8A		10			DIFFIO_RX_T28p	DIFFOUT_T55p	C22	F23	DQS14T	DQS16T/CQ16T	DQ17T	DQS14T	DQS16T/CQ16T	DQ17T
BA	VREFB8AN0	10			DIFFIO_RX_T28n	DIFFOUT_T55n	B22	E23	DQSn14T		DQ17T	DQSn14T	DQSn16T/DQ16T	DQ17T
BA .	VREFB8AN0	IO				DIFFOUT_T56p	H21	G25	DQ15T	DQ16T	DQ17T	DQ15T	DQ16T	DQ17T
BA .		10			DIFFIG BY TOO	DIFFOUT_T56n	E21 E22	F25	DQ15T	DQ16T	DQ17T	DQ15T	DQ16T	DQ17T
BA	VREFB8AN0 VREFB8AN0	10	_		DIFFIO_RX_T29p DIFFIO_RX_T29n	DIFFOUT_T57p DIFFOUT T57n	D22	D25	DQS15T DQSn15T	DQ16T/CQn16T DQ16T	DQS17T/CQ17T DQSn17T/DQ17T	DQS15T DQSn15T	DQ16T/CQn16T DQ16T	DQS17T/CQ17T DQSn17T/DQ17T
e A	VREFB8AN0	10	+	1	DIFFIO_KA_129II	DIFFOUT T58p	G21	C25 D27	DQ3I131	DQ16T	DQ3II1717DQ171	DQ3I1131 DQ15T	DQ16T	DQ311717DQ171
BA BA		IO		+	+	DIFFOUT_T58n	F21	D27	DQ15T	DQ16T	DQ171 DQ17T	DQ15T	DQ16T	DQ17T
BA	VREFB8AN0	IO	+		DIFFIO_RX_T30p	DIFFOUT_T59p	B24	B26	DQ15T	DQ17T	DQ17T	DQ16T	DQ17T	DQ17T
BA		10			DIFFIO_RX_T30n	DIFFOUT_T59n	A24	A26	DQ16T	DQ17T	DQ17T	DQ16T	DQ17T	DQ17T
BA .		10				DIFFOUT_T60p	D24	A25	DQ16T	DQ17T	DQ17T	DQ16T	DQ17T	DQ17T
BA		10				DIFFOUT_T60n	C25	C26	DQ16T	DQ17T	DQ17T	DQ16T	DQ17T	DQ17T
3A	VREFB8AN0	10			DIFFIO_RX_T31p	DIFFOUT_T61p	D23	B27	DQS16T	DQS17T/CQ17T	DQ17T/CQn17T	DQS16T	DQS17T/CQ17T	DQ17T/CQn17T
ВА	VREFB8AN0	10		_	DIFFIO_RX_T31n	DIFFOUT_T61n	C24	A27	DQSn16T	DQSn17T/DQ17T	DQ17T	DQSn16T	DQSn17T/DQ17T	DQ17T
BA		10				DIFFOUT_T62p	A26	A28	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T
BA		10				DIFFOUT_T62n	C26	B29	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T
BA	VREFB8AN0	10	RUP8A		DIFFIO_RX_T32p	DIFFOUT_T63p	B25	B30	DQS17T	DQ17T/CQn17T	DQ17T	DQS17T	DQ17T/CQn17T	DQ17T
BA .	VREFB8AN0	10	RDN8A	-	DIFFIO_RX_T32n	DIFFOUT_T63n	A25	A30	DQSn17T	DQ17T	DQ17T	DQSn17T	DQ17T	DQ17T
BA .	VREFB8AN0	10	+			DIFFOUT_T64p	A27	A29	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T
BA QL1	VREFB8AN0	OVP TV L7n		_		DIFFOUT_T64n	B27	A31 E32	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T	DQ17T
QL1 QL1	1	GXB_TX_L7n GXB_TX_L7p		+	+	+	-	E32		1		1		1
QL1 QL1	 	GXB_TX_L/p GXB_RX_L7n				+	-	F34				1	+	
QL1 QL1		GXB_RX_L7n GXB_RX_L7p	+	+		+	-	F34	+	+		 		
QL1	 	GXB_RX_L7p GXB_TX_L6n				+	-	G32				1	+	
									11					•

Pin List Page 8 of 23



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
QL1		GXB_RX_L6n						H34						
QL1		GXB_RX_L6p						H33	<u> </u>					
QL1		GXB_CMUTX_L3n						J32	<u> </u>					
QL1		GXB_CMUTX_L3p						J31	<u> </u>					
QL1		REFCLK_L3n, GXB_CMURX_L3n						K34	<u> </u>					
QL1		REFCLK_L3p, GXB_CMURX_L3p						K33	<u> </u>					
QL1		GXB_CMUTX_L2n						L32	ļ					
QL1		GXB_CMUTX_L2p						L31	ļ					
QL1		REFCLK_L2n, GXB_CMURX_L2n						M34	ļ					
QL1		REFCLK_L2p, GXB_CMURX_L2p						M33	ļ					
QL1		GXB_TX_L5n						N32	<u> </u>					
QL1		GXB_TX_L5p					ļ	N31	ļ					
QL1		GXB_RX_L5n						P34	↓	ļ				
QL1		GXB_RX_L5p					ļ	P33	ļ					
QL1		GXB_TX_L4n					ļ	R32	ļ					
QL1		GXB_TX_L4p						R31						
QL1		GXB_RX_L4n					ļ	T34	ļ					
QL1		GXB_RX_L4p						T33						
QL0		GXB_TX_L3n						U32						
QL0		GXB_TX_L3p						U31						
QL0 QL0	-	GXB_RX_L3n		 		-	-	V34 V33	 	 		_	-	
		GXB_RX_L3p							 	<u> </u>		-		
QL0		GXB_TX_L2n						W32 W31						
QL0		GXB_TX_L2p						Y34						
QL0		GXB_RX_L2n					-		 	 				
QL0 QL0		GXB_RX_L2p GXB_CMUTX_L1n						Y33 AA32						
QL0 QL0	-	GXB_CMUTX_L1p	-					AA31	 			-		
QL0 QL0		REFCLK_L1n, GXB_CMURX_L1n	-					AB34	 			-		
QL0 QL0	-	REFCLK_L1p, GXB_CMURX_L1p	-				 	AB34 AB33	 			-		
QL0		GXB_CMUTX_L0n	<u> </u>					AC32	 	 				
QL0 QL0	-	GXB_CMUTX_L0n GXB_CMUTX_L0p	-				 	AC32 AC31	 			-		
QL0		REFCLK_L0n, GXB_CMURX_L0n						AD34	 					
QL0		REFCLK_L0p, GXB_CMURX_L0p						AD33	 					
QL0		GXB TX L1n						AE32	 	 				
QL0		GXB_TX_L1p					 	AE31	 	 				
QL0		GXB_RX_L1n						AF34						
QL0		GXB RX L1p						AF33	 	 				
QL0		GXB_TX_ETP					 	AG32	 	 				
QL0		GXB TX L0p						AG31						
QL0		GXB_RX_L0n						AH34						
QL0		GXB_RX_L0p						AH33						
QR0		GXB_RX_R0p						AH2						
QR0		GXB_RX_R0n						AH1						
QR0		GXB_TX_R0p		İ				AG4			İ	1		İ
QR0		GXB TX R0n		İ			AC3	AG3			İ	1		İ
QR0		GXB_RX_R1p		İ			AB2	AF2						
QR0		GXB_RX_R1n		1				AF1						
QR0		GXB TX R1p		1			AA4	AE4						
QR0		GXB_TX_R1n						AE3						
QR0		REFCLK_R0p, GXB_CMURX_R0p						AD2						
QR0		REFCLK_R0n, GXB_CMURX_R0n						AD1						
QR0		GXB_CMUTX_R0p						AC4						
QR0		GXB_CMUTX_R0n						AC3						
QR0		REFCLK_R1p, GXB_CMURX_R1p					W4	AB2						
QR0		REFCLK_R1n, GXB_CMURX_R1n					W3	AB1						
QR0		GXB_CMUTX_R1p						AA4						
QR0		GXB_CMUTX_R1n						AA3						
QR0		GXB_RX_R2p					V2	Y2						
QR0		GXB_RX_R2n					V1	Y1						
QR0		GXB_TX_R2p					U4	W4						
		GXB_TX_R2n					U3	W3						
QRU														
QR0 QR0		GXB_RX_R3p					T2	V2						



Bank				Configuration	Dedicated Tx/Rx	Emulated LVDS			DQS for X4 for	DQS for X8/X9 for		DQS for X4 for	DQS for X8/X9 for	
lumber	VREF	Pin Name/Function	Optional Function(s)	Function	Channel	Output Channel	F780	F1152	F780	F780	for F780	F1152	F1152	for F1152
R0		GXB_TX_R3p					R4	U4						
R0		GXB_TX_R3n					R3	U3						
R1		GXB_RX_R4p					P2	T2						
R1		GXB_RX_R4n					P1	T1						
R1		GXB_TX_R4p					N4	R4						
R1		GXB_TX_R4n					N3	R3						
R1		GXB_RX_R5p					M2	P2		ĺ				
R1		GXB RX R5n					M1	P1		ĺ				
QR1		GXB_TX_R5p					L4	N4						1
QR1		GXB_TX_R5n					L3	N3						1
R1		REFCLK_R2p, GXB_CMURX_R2p					K2	M2						
R1		REFCLK_R2n, GXB_CMURX_R2n					K1	M1						
R1		GXB_CMUTX_R2p	1					L4		1				+
R1	1	GXB CMUTX R2n						L3						
R1		REFCLK_R3p, GXB_CMURX_R3p					J4	K2						†
R1		REFCLK_R3n, GXB_CMURX_R3n					J3	K1	+	+				+
R1		GXB_CMUTX_R3p					33	J4	+	+				+
QR1	1	GXB_CMUTX_R3p GXB_CMUTX_R3n			 	+	+	J4 J3	+	+	 	 	+	+
	1		+		 	+	110		+	+	-	1	+	+
R1	1	GXB_RX_R6p			 	+	H2	H2	+	+	 	 	+	+
R1	1	GXB_RX_R6n				ļ	H1	H1				ļ		
R1		GXB_TX_R6p		_	ļ	-	G4	G4	1	_			1	
QR1	ļ	GXB_TX_R6n					G3	G3	1	1				
R1		GXB_RX_R7p					F2	F2						
R1		GXB_RX_R7n					F1	F1						
R1		GXB_TX_R7p					E4	E4						
R1		GXB_TX_R7n					E3	E3						
		GND					W8	AN1						
		GND					P15	U18		ĺ				
		GND					AG3	E7						
		GND	1				AG6	AN4		1				+
		GND	1				AG9	AN7		1				+
	1	GND					AG12	AN10						
		GND					AG15	AN13						+
	1	GND					AG18	AN16	+	+				+
	1	GND					AG21	AN19	+	+				+
	1	GND	+				AG21	AN22						
	1		+											
	1	GND					AG27	AN25	+	+	-			+
		GND					AD6	AN28						
		GND					AD9	AN31						
		GND					AD12	AK4		<u> </u>				4
		GND					AD15	AK7						
		GND					AD18	AK10						
		GND					AD21	AK13						
		GND					AD24	AK16						
		GND					AD27	AK19						
		GND					AA6	AK22						
		GND					AA9	AK25						
	İ	GND					AA12	AK28				1		1
	İ	GND					AA15	AK31				İ		1
	1	GND	1		1	1	AA18	AG7	1	†	†	1	1	†
		GND					AA21	AG10						+
	 	GND			<u> </u>	+	AA24	AG13	+	+	 	 	+	+
	1	GND	1	1	1	1	AA24 AA27	AG13 AG16	+	+	 	1	1	+
	1	GND	+	+	+	-			+	+	 	1	+	+
	1		1		1	-	W12	AG19	+	+	1	ļ	1	+
	1	GND	1		1	-	W14	AG22	+	+	1	ļ	1	+
	 	GND				_	W16	AG25			L	ļ		↓
		GND					W18	AG28		_				
		GND					W19	AD7		1				1
		GND					V9	AD10						
		GND					V11	AD13						
		GND					V13	AD16						
		GND					V15	AD19						
	İ	GND					V17	AD22				1		1
	1	GND	1			+	V19	AD25	+	+	-	t	 	+



	1		1	1	1	1	1							
					D. II	E 1.4. 11.1/D0			DOG (DOG (YOMO (DOO (D001-V11	DOO! VOWO!	DOG (
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
Number		GND	Optional Function(s)	Function	Chamer	Output Channel	V21	AD28	F700	F700	IOI F700	F1132	F1132	101 F1132
		GND					V24	AB7	+	+		+	+	
		GND					V24 V27	AB13	+	+		+	+	
		GND					U12	AB15	+	+		+	+	
		GND					U14	AB17	+	+		+	+	
		GND					U16	AB19	+	+	 	+	+	
		GND					U18	AB21	+	+		+	+	
		GND					T11	AB28	+	+	 	+	+	
		GND					T13	AA10	+	+	 	+	+	
		GND					T15	AA14	1	+		†	1	
		GND					T17	AA16	+	+	 	+	+	
		GND					T19	AA18	1	+		†	1	
		GND					R12	AA20	1	+		†	1	
		GND					R16	AA22	1	1		+	+	
		GND					R18	AA25	1	+		†	1	
		GND					R21	Y13	1	1		+	+	
		GND					R24	Y15	1	+		†	1	
		GND			1	1	R27	Y17	+	 		<u> </u>	+	
		GND		İ	İ	1	P11	Y19	1	1		†	1	
		GND		İ	İ	1	P13	Y21	1	1		†	1	
		GND		1	1	1	P17	W10	1	 		1	1	Ì
		GND					P19	W14	+	+		1	+	
		GND	İ	İ	İ	1	N12	W16	1	1		1	1	Ì
		GND					N14	W18	1	1		1	1	
		GND					N16	W20	1	1		1	1	
		GND					N18	W22	1	1		1	1	
		GND					M11	W25	1	1		1	1	
		GND					M13	V13	1	1		1	1	
		GND					M15	V15	1	1		1	1	
		GND					M17	V19	1	1		1	1	
		GND					M19	V21						
		GND					M21	U14	1	1		1	1	
		GND					M24	U16						
		GND					M27	U20					T	
		GND					L8	U22					T	
		GND					L12	T10					T	
		GND					L14	T13					T	
		GND					L16	T15					T	
		GND					L18	T17					T	
		GND					K11	T19					T	
		GND					K13	T21		T .			T .	
		GND					K15	T25						
		GND					K17	R14		T .			T .	
		GND					K19	R16						
		GND					J21	R18						
		GND					J24	R20						
		GND					J27	R22						
		GND					H5	P10						
		GND					H8	P13						
		GND					H11	P15						
		GND					H14	P17						
		GND					H17	P19						
,		GND					H20	P21						
,		GND					F24	P25						
		GND					F27	N14						
		GND					E5	N16						
		GND					E8	N18						
		GND					E11	N20						
		GND					E14	N22						
		GND					E17	L7						
		GND					E20	L10						
		GND					E23	L13						
		GND					C27	L16						
		GND					B2	L19						



	1			1		1	1					ı	1	1
David				Cfi	Dadiested Tu/Du	Elete d LVDC			DOC 4 V4 4	DOC 4 VO/VO 4	DOC 4 V4C/V40	DOC (V4 (DOC 4 V0/V0 4	DOC 4 V4C/V44
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
Number		GND	Optional Function(s)	runction	Channel	Output Channel	B5	L22	F700	F700	101 F760	F1132	F1132	101 F1132
		GND	<u> </u>				B8	L25						+
		GND	<u> </u>				B11	L28						+
		GND	<u> </u>				B14	H7						+
		GND					B17	H10						+
		GND	+				B20	H13						+
		GND						H16						+
							B23							
		GND					B26 C2	H19	-	-				
		GND						H22						
		GND					C1	H25	-	-				
		GND					D4	H28	-	-				
		GND					D3	E10						
		GND					D2	E13						
		GND					E2	E16						
		GND					E1	E19						
		GND					F4	E22						
		GND				ļ	F3	E25					ļ	
		GND					G2	E28	-	-			1	+
		GND				ļ	G1	B4					ļ	
		GND					H4	B7						
		GND				ļ	H3	B10						
		GND					J2	B13						
		GND					J1	B16						
		GND					K4	B19						
		GND					K3	B22						
		GND					L5	B25						
		GND					L2	B28						
		GND					L1	B31						
		GND					M6	C34						
		GND					M4	C33						
		GND					M3	D33						
		GND					N7	D32						
		GND					N5	D31						
		GND					N2	D30						
		GND					N1	E34						
		GND					P8	E33						
		GND					P6	E30						
		GND					P4	F32						
		GND					P3	F31						
		GND					R7	F30						
		GND					R5	G34						
		GND					R2	G33						
		GND					R1	G30						
		GND					T8	H32						
		GND					T6	H31						
		GND					T4	AL33						1
		GND					T3	AL34						1
		GND				1	U5	AK30				1		1
		GND					U2	AK33						1
		GND					U1	AJ30						1
		GND					V6	AJ33						1
		GND	1	İ		İ	V4	AJ34	İ	İ	İ	Ì	İ	1
		GND	1	İ		İ	V3	AH30	İ	İ	İ	Ì	İ	1
		GND					W2	AH31	1	İ	İ		İ	
		GND					W1	AH32	1	1				
		GND					Y4	AG30	1	1		İ	İ	1
		GND	 			1	Y3	AG33	 	 	1		1	+
		GND	 			1	AA2	AG34	—	-		1	1	+
		GND	 			<u> </u>	AA2 AA1	AF30	 	 	 	†	 	+
		GND	 			<u> </u>	AB4	AF31	†	†		†	1	+
		GND	 	1		1	AB4 AB3	AF31 AF32	 	 	1	1	1	+
		GND				1	AC2	AE30	†	†		†	1	+
						1		AL3U	1				1	
		GND					AC1	AE33						



Bank Number VR	Pin Name/Function GND GND GND GND GND GND GND GND GND GND	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780 AD3 AE2 AE1 AF2 AG2	F1152 AD30 AD31 AD32 AC33	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
	GND GND GND GND GND GND GND GND GND GND	Optional Function(s)	Function			AD3 AE2 AE1 AF2 AG2	AD30 AD31 AD32 AC33	F780	F780	for F780	F1152	F1152	for F1152
Number Vr	GND GND GND GND GND GND GND GND GND GND	Optional Function(s)	Function	Channel	Output Channel	AD3 AE2 AE1 AF2 AG2	AD30 AD31 AD32 AC33	F/8U	F/80	TOT F780	F1152	F1152	TOT F1152
	GND GND GND GND GND GND GND GND GND GND					AE2 AE1 AF2 AG2	AD31 AD32 AC33						
	GND GND GND GND GND GND GND GND GND GND					AE1 AF2 AG2	AD32 AC33						
	GND GND GND GND GND GND GND GND GND GND					AF2 AG2	AC33						
	GND GND GND GND GND GND GND GND GND GND					AG2							1
	GND GND GND GND GND GND GND GND GND GND							-				-	
	GND GND GND GND GND GND GND GND GND GND						AC34					-	
	GND GND GND GND GND GND					AG1	AB30						
	GND GND GND GND GND GND						AB31						
	GND GND GND GND						AB32						
	GND GND GND						AA33						
	GND GND						AA34						
	GND						Y28						
							Y29						
							Y30						
							Y31						
	GND						Y32						
	GND						W33						
	GND						W34						
	GND				ļ	ļ	V27						
	GND				ļ		V29				1	ļ	ļ
	GND					1	V30						1
	GND						V31						ļ
	GND						V32						ļ
	GND						U28						
	GND						U29						
	GND						U33						
	GND						U34						
	GND						T30						
	GND						T31						
	GND						T32						
	GND						R27						
	GND						R29						
	GND						R33						
	GND						R34						
	GND						P27						
	GND						P28						
	GND						P29						1
	GND						P30						1
	GND						P31						1
	GND						P32						
	GND						N33						
	GND						N34						
	GND						M31						
	GND						M32						
	GND	İ	İ		İ	1	L33	İ				İ	1
	GND	1	1		1		L34					1	1
-+	GND					1	K31					1	
	GND	1	1		1		K32					1	1
-+	GND					1	J33					1	
	GND	1	1		1		J34					1	1
+	GND				1	1	H30				1	 	
+	GND				1	1	C2				1	 	
+	GND				†	1	C1					—	†
+	GND				†	1	D5					—	t
+	GND	1				1	D4						†
+	GND		1		1	1	D3	1			1	 	
+	GND				<u> </u>	 	D2					†	
+	GND				<u> </u>	1	AL1					 	+
+	GND	1	1	1	 	1	E5	-			1	 	+
\longrightarrow	GND				 	1					-	_	
$-\!\!\!\!-\!\!\!\!\!+$					 	1	E2 E1					+	+
\longrightarrow	GND				 	1					-	_	
\longrightarrow	GND				 	1	F5				-	_	
\longrightarrow	GND	1	 	ļ	 	1	F4				1	 	
<u>_</u>	GND GND		-		1	1	F3 G5					.	



			1				1				l		1	1
Bank				Configuration	Dedicated Tx/Rx	Emulated LVDS			DQS for X4 for	DQS for X8/X9 for	DOS for V16/V19	DQS for X4 for	DQS for X8/X9 for	DOS for V16/V19
Number	VREF	Pin Name/Function	Optional Function(s)	Function	Channel	Output Channel	F780	F1152	F780	F780	for F780	F1152	F1152	for F1152
Humber		GND	Optional Function(3)	i unction	Ontamici	Output Onamici		G2	1700	1700	101 1700	11102	11102	101 11102
		GND						G1						
		GND						H5						
		GND						P5						
		GND						AL2						
		GND						AK2						
		GND						AK5						
		GND						AJ1						
		GND						AJ2						
		GND						AJ5						
		GND						AH3						
		GND GND						AH4				-		
		GND						AH5 AG1						
		GND					1	AG2						
		GND						AG5						
		GND						AF3						
		GND						AF4						
		GND				İ		AF5		İ		1		1
		GND						AE1		1		1		†
		GND						AE2						
		GND						AE5						
		GND						AD3						
		GND						AD4						
		GND						AD5						
		GND						AC1						
		GND						AC2						
		GND						AB3						
		GND						AB4						
		GND GND						AB5						
		GND						AA1 AA2						
		GND						Y3						
		GND						Y4						
		GND						Y5						
		GND						Y6						
		GND	İ					Y7						
		GND						W1						
		GND						W2						
		GND						V3						
		GND						V4						
		GND						V5						
		GND						V6						
		GND						V8		-		-		
	 	GND GND				1	1	U1 U2		 		 	-	
		GND				-		U2 U6		-		—	 	
		GND				 		U6 U7		1		1	1	1
		GND						T3					†	†
		GND						T4					†	†
		GND				İ		T5		İ		1		1
		GND						R1						1
		GND						R2						
		GND						R6						
		GND						R8						
		GND						P3						
		GND						P4		ļ		ļ		
		GND						P6					ļ	ļ
		GND				ļ		P7				ļ		-
		GND		1		1		P8		 		!	1	1
		GND GND				—	1	N1 N2		-		 	-	
		GND				 		M3		 			 	



			1				ı						1	
Bank				Configuration	Dedicated Tx/Rx	Emulated LVDS			DQS for X4 for	DQS for X8/X9 for	DQS for X16/X18	DQS for X4 for	DQS for X8/X9 for	DOS for V16/V19
Number	VREF	Pin Name/Function	Optional Function(s)	Function	Channel	Output Channel	F780	F1152	F780	F780	for F780	F1152	F1152	for F1152
ituilibe:		GND	Optional Function(s)	i unction	Ontamici	Output Onamici		L1	1700	1700	101 1700	11102	11102	101 11102
		GND						L2						
		GND						K3						
		GND						K4						
		GND						J1						
		GND						J2						
		GND						H3						
		GND						H4						
		VCC						U17						
		VCC					V12	AA15						
		VCC						AA17						
		VCC						AA19						
		VCC						AA21						
		VCC						Y14						
		vcc vcc						Y16 Y18						
		VCC	<u> </u>					Y20						
		VCC						W15						
	-	VCC					T14	W17				-	 	1
	<u> </u>	VCC						W19					†	1
	t	VCC	 	1		 		W21	1	†	1	†	İ	l .
	İ	VCC						V14		1		1		İ
	1	VCC	İ	İ		İ		V16	İ	1	İ	1	1	İ
		VCC					R15	V18						
		VCC						V20						
		VCC					P12	U15						
		VCC						U19						
		VCC						U21						
		VCC						T14						
		VCC						T16						
		VCC						T18						
		VCC						T20						
		VCC						R15						
		VCC					M14	R17						
		VCC VCC					M16 M18	R19 R21						
	-	VCC						P14				-		
		VCC	<u> </u>					P16						
		VCC	<u> </u>					P18						
	-	VCC						P20						
		VCC						Y27						
		VCC						W27						
		VCC						U27						
		VCC						T27						
		VCC						Y8						
		VCC						W8						
		VCC						U8						
		VCC						T8						
	1	VCCPT						V23		ļ		ļ		
	1	VCCPT						U23					ļ	ļ
	ļ	VCCPT	.				AB14	AH17					ļ	ļ
	-	VCCPT	-	1		-		V12	1	-	1	-		1
	1	VCCPT	1	1		 	P10	U12	1	 	1	 	ļ	
	1	VCCPT	1	1		 		G17	1	 	1	 	ļ	
	-	DNU	 			-		V17		-		—	 	
	-	VCCPGM VCCPGM	 			-	Y20 W9	AK26 AH10		-		—	 	
		TEMPDIODEn	-			 		AH10 A3		-		+	+	1
	1	TEMPDIODED				 		B3		1		1	1	+
	-	VCC CLKIN3C						AJ18					†	1
	-	VCC_CLKIN4C						AG17		-		-	 	†
	t	VCC_CLKIN7C	 	1		 		H17	1	†	1	†	İ	l .
	1	VCC_CLKIN8C	1	1		1		F18	1	1	1	1	Ì	1
		VCCBAT	1	1	i	1		E9	i		i		i	



	1	1	T	1	1	1	1	1	1	1	1	ı	1	т —
.					D. F T /D	E 1.4. 111/20			2001-141	DOG (D00 (2001-141	2001 - Volvo	DOG (
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	DQS for X16/X18 for F1152
Number	VKEF	VCCA_PLL_B1	Optional Function(s)	runction	Channel	Output Channel	AC14	AH18	F/00	F/00	IUI F700	F1152	F1132	101 F1152
		VCCA_FLL_BT					R23	U24						
		VCCA_PLL_R2					RZ3	V11						
		VCCA_PLL_T1					E15	G18						
		VCCD PLL B1					AC15	AG18						
		VCCD_PLL_L2					P23	V24			-	-		
		VCCD_PLL_R2						U11			-	-		
		VCCD_PLL_T1					F15	H18						
		VCCIO1A					J23	N24						
		VCCIO1A					H26	J24						4
		VCCIO1A					E26	F27						4
		VCCIO1C					P24	T23						
		VCCIO1C					N26	M27						
		VCCIO2A					AD25	AH27						
		VCCIO2A					AB26	AE26						
		VCCIO2A					AA23	AC23						
		VCCIO2C					T24	AC27						
		VCCIO2C					T26	AB24						
		VCCIO3A					AF20	AM24						
		VCCIO3A					AF23	AM27						
		VCCIO3A					AC20	AJ24						1
	İ	VCCIO3A		1	İ	İ	Y19	AH21	1	1	İ	Ì	İ	1
	1	VCCIO3C		1		+	AF17	AP19	1		†	1	1	
		VCCIO3C					AC17	AK18						†
		VCCIO4A	†				AF5	AM9						+
		VCCIO4A	†				AF8	AM12						+
		VCCIO4A VCCIO4A					AC7	AJ11						+
														+
		VCCIO4A					AC9	AH15			-	-		+
		VCCIO4C					AF13	AP16						
		VCCIO4C					AC11	AJ17						
		VCCIO5A						AH6						4
		VCCIO5A						AH9						
		VCCIO5A						AE11						
		VCCIO5C						AC8						
		VCCIO5C						Y11						
		VCCIO6A						J6						
		VCCIO6A						J11						
		VCCIO6A						F8						
		VCCIO6C						T12						
		VCCIO6C						M9						
		VCCIO7A					J10	G15						
		VCCIO7A					F9	F12						
		VCCIO7A					C6	C8						†
	 	VCCIO7A	+	 	1	+	C9	C11	 	†	 	1	1	
		VCCIO7C		†		+	F12	F17	+	<u> </u>		1	1	+
	 	VCCIO7C		+	<u> </u>	+	C12	A16	†	+	 	 	+	+
	1	VCCIO7C VCCIO8A		+		+	J19	G21	+		 	1	1	+
	-	VCCIO8A VCCIO8A		+	 	+	J19 F22		+	+	-	+	+	+
			+	 	1	+		F24	 	+	 	1	+	+
		VCCIO8A	+	+		+	E24	C24	+		1	1	1	+
	ļ	VCCIO8A		+	!	+	C23	C27	 	1			1	
		VCCIO8C					G18	E18						
		VCCIO8C					C16	A19		1			<u> </u>	
		VCCPD1A					L19	P22	1					1
		VCCPD1C					N19	T22						
·		VCCPD2A					U19	AB22		1				
		VCCPD2C					R19	V22						
		VCCPD3A					W17	AB20						
		VCCPD3C					W15	AB18						
	İ	VCCPD4A					W11	AB14				1	1	1
	İ	VCCPD4C					W13	AB16				1	1	1
		VCCPD5A					1	AA13	1		1	İ	1	1
		VCCPD5C						W13	1		1	İ	1	1
			1	†	1	+	1		+	1	 	1	1	
				+		+	1				t	1	1	+
		VCCPD6C VCCPD6C							N13 U13	N13	N13	N13	N13	N13



	ı			1		1	1	1	1	1	ı	1	1	
Bank				Cantinuantian	Dedicated Tx/Rx	Emulated LVDS			DQS for X4 for	DQS for X8/X9 for	DOC 4 V4C/V40	DQS for X4 for	DQS for X8/X9 for	DOC 4 V4C/V4/
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Channel	Output Channel	F780	F1152	F780	F780	for F780	F1152	F1152	for F1152
Number	VICE	VCCPD7A	Optional Function(s)	runction	Citatillei	Output Chainlei	K12	N15	1700	1700	101 1700	11132	11132	101 11132
		VCCPD7C					K14	N17						+
		VCCPD8A					K18	N21						+
		VCCPD8C					K16	N19						+
1A	VREFB1AN0	VREFB1AN0	VREFB1AN0				J22	M25						1
1C	VREFB1CN0	VREFB1CN0	VREFB1CN0				M22	R26						†
2A		VREFB2AN0	VREFB2AN0				Y22	AE25						1
2C	VREFB2CN0	VREFB2CN0	VREFB2CN0				U22	AB25						1
3A	VREFB3AN0	VREFB3AN0	VREFB3AN0				AB19	AG20						1
3C	VREFB3CN0	VREFB3CN0	VREFB3CN0				AB16	AH19						
1A	VREFB4AN0	VREFB4AN0	VREFB4AN0				AB8	AG14						
4C	VREFB4CN0	VREFB4CN0	VREFB4CN0				AB13	AJ16						
5A		VREFB5AN0	VREFB5AN0					AF8						
5C		VREFB5CN0	VREFB5CN0					AC9						1
6A	VREFB6AN0		VREFB6AN0					K9						1
6C	VREFB6CN0		VREFB6CN0					R9						1
7A		VREFB7AN0	VREFB7AN0				G10	G14						1
7C	VREFB7CN0	VREFB7CN0	VREFB7CN0	İ		İ	G13	F16	İ	İ	İ	İ	İ	1
BA .	VREFB8AN0	VREFB8AN0	VREFB8AN0	İ			G20	H20						1
BC		VREFB8CN0	VREFB8CN0	1			G16	G19		1		1		1
		NC	İ	1	1	1	F23	A32	1	İ	İ	1	1	†
		NC					AE26	AP33						
		NC		İ			AB6	AP2						1
		NC					J8	A2						
		NC					AE4	AJ31						1
		NC					AE3	AJ32						1
		NC					AE5	AJ3						+
		NC					AD5	AJ4						1
		NC					AC5	AP3						+
		NC NC					AB5	AP32						†
		NC NC					AA5	AN3						†
		NC NC					Y5	AN32	+					+
		NC NC					W5	AM4	+					+
		NC					W10	AM31						+
		NC NC					V7	AM32	+					+
		NC					V8	AL4						+
		NC NC					V10	AL30	+					+
		NC					U9	AL31						+
		NC					U10	AK3						+
		NC NC					U20	AK32						+
		NC					T9	AF13						+
		NC					T10	AE13						+
		NC					N10	AE14	+					+
		NC NC					M9	AE20						+
		NC NC		 	1	+	M10	AE20 AE21	+			†	+	+
		NC NC		 	1	+	M20	AE21 AE22	+			†	+	+
		NC NC		 	1	+	L7	AD14	+			†	+	+
		NC NC	+	 		+	L/ L9	AD14 AD15	+	1		 	+	+
		NC NC		 	1	+	L10	AD15 AD20	+			†	+	+
		NC NC	+	 		+	K5	AD20 AD21	+	1		+	+	+
		NC NC		 	1	+	K6	AC13	+			†	+	+
		NC NC	+	 		+	K6 K7	AC13 AC14	+	1		+	+	+
		NC NC	 	1	+	+	K7 K8	AC14 AC15	+	1	1	 	1	+
		NC NC	 	1	-	+	K8 K10		 	1		-	+	+
		NC NC	<u> </u>	 	-	+		AC16	 	 		 	+	+
			 	1	-	+	K20	AC17	 	1		-	+	+
		NC NC	+	 	1	+	J5	AC19	+	 	 	 	+	+
		NC	+	 	1	+	J6	AC20	+	 	 	 	+	+
		NC NO	+	ļ	1	1	G5	AC21	+	1		ļ	+	+
		NC	+	ļ	1	1	F5	AC22	+	1		ļ	+	+
		NC	1	ļ		ļ	C3	M13		ļ		ļ	ļ	
		NC	1	1	1		B1	M14	+	1	1	1	1	+
		NC	ļ	ļ		-		M15	_	 			1	
		NC	1	ļ		_		M16	_	ļ		ļ	_	↓
	1	NC	1		I	1	1	M17	I	1	1	1	1	1



	1		1		I					т —				
David				C	Dediested Tu/Du	FI-4I LVDC	1	1	DOC 4 V4 4	DOC 4 V0/V0 4	DOC 4 V4C/V40	DOC 4 V4 4	DOC 4 V0/V0 4	DOC 4 V4C/V4/
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F780	F1152	DQS for X4 for F780	DQS for X8/X9 for F780	DQS for X16/X18 for F780	DQS for X4 for F1152	DQS for X8/X9 for F1152	for F1152
Number		NC	Optional Function(s)	runction	Channel	Output Channel		M19	F700	F700	IUI F760	F1132	F1132	101 F1132
		NC NC						M20				 	+	+
		NC NC						M21				 	+	+
		NC NC						M22				 	+	+
		NC						L12		 		 	+	+
		NC NC						L12				 	+	+
		NC NC						L15		 		 	+	+
		NC						L20		 		 	+	+
		NC NC						L21				 	+	+
		NC						K12		 		 	+	+
		NC NC					+	K12				 	+	+
		NC						K14		 		 	+	+
		NC NC						K15		 		 	+	+
		NC						K20		 		 	+	+
		NC						K21		 		 	+	+
		NC NC					+	K22		 		 	+	+
		NC						K23	 	 		 	+	+
		NC						J12		 		 	+	+
		NC					+	J13	 	 		 	+	+
		NC NC	 			†		J13				 	+	+
		NC NC	 			 		J23		 		+	+	+
		NC NC						H23				 	+	+
		NC NC				 		E26		 		 	+	+
		NC NC						E27				 	+	+
		NC NC						C4		 		 	+	+
		NC NC						C31				 	+	+
		VCCAUX	+					J22		 		 	+	+
		VCCAUX	<u> </u>					AF22		 		 	+	+
		VCCAUX						AF22 AK9				 		
		VCCAUX					G7	G10				 		+
												 		+
		VCCA_L						U30 AC30				 		+
		VCCA_L								 		 		+
		VCCA_R VCCA_R						AC5 U5				 		+
		VCCH_GXBL0						W29		 		 		+
		VCCH_GXBL0 VCCH_GXBL1						W29 T29				 		+
										 		 		+
		VCCH_GXBR0						W6		<u> </u>		 	+	
		VCCH_GXBR1						T6						
		VCCL_GXBL0						V28				 		+
		VCCL_GXBL0						W28		<u> </u>		 	+	
		VCCL_GXBL1						R28		<u> </u>		 	+	
		VCCL_GXBL1						T28						
		VCCL_GXBR0						V7						
		VCCL_GXBR0						W7						
		VCCL_GXBR1						T7				ļ		
		VCCL_GXBR1	 			 		R7				 	+	+
		VCCR_R					M5	W5	├		├	├	+	+
		VCCR_R						N5	├		├	├	+	+
		VCCR_L						N30						
		VCCR_L						W30						
		VCCT_R					P5	R5	<u> </u>		<u> </u>		+	
	ļ	VCCT_R				L		AA5	<u> </u>		<u> </u>			
		VCCT_L					<u> </u>	R30	<u> </u>	ļ				1
		VCCT_L	ļ					AA30				Ļ		4
		VCCHIP_R	ļ					V9				Ļ		1
		VCCHIP_R					P9	W9	<u> </u>		<u> </u>	<u> </u>		1
		VCCHIP_R						Y9				<u> </u>		1
		VCCHIP_L						V26						
		VCCHIP_L						W26						
		VCCHIP_L						Y26						
		RREF_L0						AK34						
		RREF_L1						D34						
		DDEE DO		_	_		A E 4	AK1					1	
		RREF_R0					AF1	ANI						



	Pin Type (1st and 2	nd
Pin Name	Function)	Pin Description
		Clock and PLL Pins
CLK[1,3,8,10]p	Clock, Input	Dedicated high speed clock input pins 1, 3, 8, and 10 that can also be used for data inputs. OCT Rd is not supported on these pins.
CLK[1,3,8,10]n	Clock, Input	Dedicated negative clock input pins for differential clock input that can also be used for data inputs. OCT Rd is not supported on these pins.
CLK[0,2,9,11]p	I/O, Clock	These pins can be used as I/O pins or clock input pins. OCT Rd is supported on these pins.
CLK[0,2,9,11]n	I/O, Clock	These pins can be used as I/O pins or negative clock input pins for differential clock inputs. OCT Rd is supported on these pins.
CLK[4:7,12:15]p	I/O, Clock	These pins can be used as I/O pins or clock input pins. OCT Rd is not supported on these pins.
CLK[4:7,12:15]n	I/O, Clock	These pins can be used as I/O pins or negative clock input pins for differential clock inputs. OCT Rd is not supported on these pins.
PLL_[L1,L4,R1,R4]_CLKp	Clock, Input	Dedicated clock input pins to PLL L1, L4, R1, and R4 respectively.
PLL_[L1,L4,R1,R4]_CLKn	Clock, Input	Dedicated negative clock input pins for differential clock input to PLL L1, L4, R1, and R4 respectively.
PLL_[L1, L2, L3, L4]_CLKOUT0n	I/O, Clock	Each left and right PLL supports 2 clock I/O pins, configured either as 2 single ended I/O or one differential I/O pair. When using both pins as single
PLL_[R1, R2, R3, R4]_CLKOUT0n		ended I/Os, PLL_#_CLKOUT0n can be the clock output while the PLL_#_FB_CLKOUT0p is the external feedback input pin.
PLL_[L1, L2, L3, L4]_FB_CLKOUT0p PLL_[R1, R2, R3, R4]_FB_CLKOUT0p	I/O, Clock	
PLL_[T1,T2,B1,B2]_FBp/CLKOUT1	I/O, Clock	Dual purpose I/O pins that can be used as two single-ended outputs or one differential external feedback input pin.
PLL_[T1,T2,B1,B2]_FBn/CLKOUT2	I/O, Clock	
PLL_[T1,T2,B1,B2]_CLKOUT[3,4]	I/O, Clock	These pins can be used as I/O pins or two single-ended clock output pins.
PLL_[T1,T2,B1,B2]_CLKOUT0p	I/O, Clock	I/O pins that can be used as two single-ended clock output pins or one differential clock output pair.
PLL_[T1,T2,B1,B2]_CLKOUT0n	I/O, Clock	
		Dedicated Configuration/JTAG Pins
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (DATA[0:7], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high turns off the weak pull-up, while a logic low turns them on.
TEMPDIODEp	Input	Pin used in conjunction with the temperature sensing diode (bias-high input) inside the FPGA.
TEMPDIODEn	Input	Pin used in conjunction with the temperature sensing diode (bias-low input) inside the FPGA.
MSEL[0:2]	Input	Configuration input pins that set the FPGA device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tristate all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	Output	Output that drives low when device configuration is complete.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
PORSEL	Input	Dedicated input which selects between a POR time of 12 ms or 100 ms. A logic high selects a POR time of 12 ms and a logic low selects POR time of 100 ms.
nCSO	Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	Output	Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DCLK	Input (PS, FPP)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS
	Output (AS)	mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
TCK	Input	Dedicated JTAG input pin.
TMS	Input	Dedicated JTAG input pin.
TDI	Input	Dedicated JTAG input pin.
TDO	Output	Dedicated JTAG output pin.
TRST	Input	Dedicated active low JTAG input pin. TRST is used to asynchronously reset the JTAG boundary-scan circuit.
	•	Optional/Dual-Purpose Configuration Pins
CRC_ERROR (Note 6)	I/O, Output (open-drain)	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled.
	<u>,, , , , , , , , , , , , , , , , , , ,</u>	



	Pin Type (1st and 2	nd
Pin Name	Function)	Pin Description
DEV_CLRn (Note 6)	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is
		driven high (VCCPGM), all registers behave as programmed.
DEV_OE (Note 6)	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven
		high (VCCPGM), all I/O pins behave as defined in the design.
DATA0 (Note 6)	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.
DATA[1:7] (Note 6)	I/O, Input	Dual-purpose configuration input data pins. The DATA[1:7] pins can be used for byte-wide configuration or as regular I/O pins. These pins can also be
		used as user I/O pins after configuration.
INIT_DONE (Note 6)	I/O, Output	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin
	(open-drain)	indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
CLKUSR (Note 6)	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied
,	, .	configuration clock, it can be used as a user I/O pin.
	-	Differential I/O Pins
DIFFIO_RX[##]p,	I/O, RX channel	
DIFFIO_RX[##]n		These are true LVDS receiver channels on side and column I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with
		an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX[##]p,	I/O, TX channel	These are true LVDS transmitter channels on side I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n"
DIFFIO_TX[##]n		suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFOUT_[##]p,	I/O, TX channel	These are emulated LVDS output channels. On column I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all
DIFFOUT_[##]n		column user I/Os, including I/Os with true LVDS input buffers, can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the
		positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling,
		these pins are available as user I/O pins.
DOCIA-201T DI	1/0 006	External Memory Interface Pins Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can
DQS[1:38][T,B],	I/O,DQS	also drive to internal logic.
DQS[1:34][L,R]		
DQSn[1:38][T,B], DQSn[1:34][L,R]	I/O,DQSn	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.
DQ[1:38][T,B],	I/O,DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution
DQ[1:34][L,R]	1 7 1	when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins
1 1 1		across all pertinent DQS columns in the pin list.
CQ[1:38][T,B],	DQS	Optional data strobe signal for use in QDR II SRAM. These are the pins for echo clocks.
CQ[1:34][L,R]		
CQn[1:38][T,B],	DQS	Optional complementary data strobe signal for use in QDR II SRAM. These are the pins for echo clocks.
CQn[1:34][L,R]		
		Reference Pins
RUP[1:8]A,	I/O, Input	Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must
RUP[3,8]C		be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.
RDN[1:8]A,	I/O, Input	Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be
RDN[3,8]C		connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.
DNU	Do Not Use	Do not connect to power or ground or any other signal; must be left floating.
NC	No Connect	Do not drive signals into these pins.
		Supply Pins
VCC	Power	VCC supplies power to the core and periphery.
VCCD_PLL_[L,R][1:4],	Power	Digital power for PLL[L[1:4],R[1:4],T[1:2],B[1:2]]. The designer must connect these pins to the voltage level that recommended in datasheet, even if the
VCCD_PLL_[T,B][1:2]		PLL is not used.



	Pin Type (1st and	2nd
Pin Name	Function)	Pin Description
VCCPT	Power	Power supply for the programmable power technology.
VCCA_PLL_[L,R][1:4],	Power	Analog power for PLL [L[1:4],R[1:4],T[1:2],B[1:2]]. The designer must connect these pins to the voltage level that recommended in datasheet, even if the
VCCA_PLL_[T,B][1:2]		PLL is not used. It is advised to keep this pin isolated from other VCC for better jitter performance.
VCCAUX	Power	Auxiliary supply for the programmable power technology.
VCCIO[1:8][A,C], VCCIO[2,3,4,5,7,8]B	Power	These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.3V), HSTL(12,15,18),SSTL(15,18,2),3.0V PCI/PCI-X I/O as well as LVTTL 3.3V I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.3V), 3.0V PCI/PCI-X and LVTTL 3.3V I/O standards.
VCCPGM	Power	Configuration pins power supply.
VCCPD[1:8][A,C], VCCPD[2,3,4,5,7,8]B	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers.
VCC_CLKIN[3,4,7,8]C	Power	Differential clock input power supply for top and bottom I/O banks.
VCCBAT	Power	Battery back-up power supply for design security volatile key register.
GND	Ground	Device ground pins.
VREFB[1:8][A,C]N0,	Power	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for
VREFB[2,3,4,5,7,8]BN0		the bank.
		Transceiver (I/O Banks) Pins
VCCHIP_[L,R]	Power	PCIe Hard IP digital power supply, specific to the left (L) side or right (R) side of the device.
VCCR_[L,R]	Power	Analog power, receiver, specific to the left (L) side or right (R) side of the device.
VCCT_[L,R]	Power	Analog power, transmitter, specific to the left (L) side or right (R) side of the device.
VCCL_GXB[L,R][0:3]	Power	Analog power, block level clock distribution.
VCCH_GXB[L,R][0:3]	Power	Analog power, block level TX buffers.
VCCA_[L,R]	Power	Analog power, TX driver, RX receiver, CDR, specific to the left (L) side or right (R) side of the device.
GXB_RX_[L,R][0:15]p (Note 3)	Input	High speed positive differential receiver channels. Specific to the left (L) side or right (R) side of the device.
GXB_RX_[L,R][0:15]n (Note 3)	Input	High speed negative differential receiver channels. Specific to the left (L) side or right (R) side of the device.
GXB_TX_[L,R][0:15]p (Note 3)	Output	High speed positive differential transmitter channels. Specific to the left (L) side or right (R) side of the device.
GXB_TX_[L,R][0:15]n (Note 3)	Output	High speed negative differential transmitter channels. Specific to the left (L) side or right (R) side of the device.
REFCLK_[L,R][0:7]p	Input	High speed differential reference clock positive, or CMU receiver channels, specific to the left (L) side or right (R) side of the device.
GXB_CMURX_[L,R][0:7]p		
(Note 4 and 5)		
REFCLK_[L,R][0:7]n	Input	High speed differential reference clock complement, or CMU complementary receiver channel, specific to the left (L) side or right (R) side of the device.
GXB_CMURX_[L,R][0:7]n		
(Note 4 and 5)		
GXB_CMUTX_[L,R][0:7]p (Note 5)	Output	CMU transmitter channels, specific to the left (L) side or right (R) side of the device.
GXB_CMUTX_[L,R][0:7]n		
RREF_[L,R][0:1]	Input	Reference resistor for transceiver, specific to the left (L) side or right (R) side of the device.

Notes:

- 1. This pin definition is prepared based on the EP4SGX530.
- 2. Some of the pull-up /pull-down resisitors mentioned in the table above may not be required, depending on the exact device configuration scheme.

The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme.

Refer to the Configuring Stratix IV GX Devices chapter in the Stratix IV GX Device Handbook for more information.

- 3. Transceiver signals GXB_RX[0:15] and GXB_TX[0:15] are device specific.
- 4. Dual purpose CMU Receiver channels. Can be used either as reference clock or CMU receiver channels in devices with 5th and 6th channels.
- 5. Only available in package with 5th and 6th channels.
- 6. These dual purpose configuration pins can only be used as configuration pins but not regular I/O in F780 of EP4SGX360 and EP4SGX290.
- 7. Refer to Pin Connections Guidelines and datasheet for the recommended operating voltage.



ck (QL1)	VREFB1AN0	1A	8A VREFB8AN0	8C VREFB8CN0	PLL_T1	7C VREFB7CN0	7A VREFB7AN0	VREFB6AN0	6A	ж (QR1)
Transceiver Block (QL1)	VREFB1CN0	1C						VREFB6CN0	9C	Transceiver Block (QR1)
Transceiver Block (QL0)	VREFB2CN0 7	2ر 2C						VREFB5CN0 구	_R2 _2C	Transceiver Block (QR0)
Transceive	VREFB2AN0	2A	3A VREFB3AN0	3C VREFB3CN0	PLL_B1	4C VREFB4CN0	4A VREFB4AN0	VREFB5AN0	5A	Transceive

Note:

1. This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Version Number	Date	Changes Made
1.0	9/30/2008	Initial release.
1.1	12/30/2008	Updated VCCBAT from 2.5 V to 3.0 V.
1.2	6/9/2009	Added F1152 package and removed recommended operating voltage in pin definition.
1.3	12/3/2009	Added bank number for JTAG pins.
		Grouped nCSO, ASDO, and DCLK into dedicated configuration/JTAG pins in Pin Definitions.