



## 88SM9705

SATA 6.0 Gbps: 1-to-5 Port Multiplier

**Preliminary Specifications** 

Doc No. MV-S109142-00 Rev. A

June 12, 2015

**Document Classification: Proprietary** 



For more information, visit our website at: www.marvell.com

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document.

Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use Marvell products in these types of equipment or applications.

With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:

- 1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;
- 2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are controlled for national security reasons by the EAR; and,
- 3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons by the EAR, or is subject to controls under the U.S. Munitions List ("USML").

At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any such information.

Copyright © 1999–2015. Marvell International Ltd. All rights reserved. Alaska, ARMADA, Avanta, Avastar, CarrierSpan, Kinoma, Link Street, LinkCrypt, Marvell logo, Marvell, Moving Forward Faster, Marvell Smart, PISC, Prestera, Qdeo, QDEO logo, QuietVideo, Virtual Cable Tester, The World as YOU See It, Vmeta, Xelerated, and Yukon are registered trademarks of Marvell or its affiliates. G.now, HyperDuo, Kirkwood, and Wirespeed by Design are trademarks of Marvell or its affiliates.

Patent(s) Pending—Products identified in this document may be covered by one or more Marvell patents and/or patent applications.




#### ORDERING INFORMATION

#### **Ordering Part Numbers and Package Markings**

The following figure shows the ordering part numbering scheme for the 88SM9705 part. For complete ordering information, contact your Marvell FAE or sales representative.

Figure 0-1 Sample Ordering Part Number




The standard ordering part numbers for the respective solutions are indicated in the following table.

#### **Ordering Part Numbers**

Part Number	Description
88SM9705A0-NNR2C000	84-Pin 10 x 10 QFN Package, SATA 6.0 Gbps, One-to-Five Port Multiplier
88SM9705A0-NNR2I000	84-Pin 10 x 10 Industrial Grade QFN Package, SATA 6.0 Gbps, One-to-Five Port Multiplier
88SM9705A0-NNR2A000	84-Pin 10 x 10 Automotive Grade QFN Package, SATA 6.0 Gbps, One-to-Five Port Multiplier

The next figure shows a typical Marvell package marking.

Figure 0-2 88SM9705 Package Marking and Pin 1 Location



**Note:** The above drawing is not drawn to scale. The location of markings is approximate. Add-on marks are not represented. Flip chips vary widely in their markings and flip chip examples are not shown here. For flip chips, the markings may be omitted per customer requirement.

THIS PAGE LEFT INTENTIONALLY BLANK



### **CHANGE HISTORY**

The following table identifies the document change history for Rev. A.

### **Document Changes \***

Location	Туре	Description	Date
Page -iii	Update	Added automotive grade part number 88SM9705A0-NNR2A000 to the Ordering Part Numbers table.	May 6, 2015
Global	Update	Updated section 4.1, Board Schematic Example as follows:	April 7, 2015
		<ul> <li>Replaced schematic diagrams with updated versions.</li> </ul>	
Global	Update	Added an introduction sentence to all tables in the document.	September 26, 2013
Global	Update	Added GPIO registers.	October 21, 2014
Page 2-2	Update	Removed the following bullet item in section 2.1, General:	October 21,
		"Full scan for high-production test coverage and PHY self-test."	2014
Page 2-3	Update	Added the following bullet item for 2.2, Functional: "Supports SATA Port Multiplier Rev. 1.2."	February 28,2013
Page 9-5	Update	Added section 9.5, Thermal Data.	September 14 2014
Page 8-13	Parameter	Corrected the default value of PORT_NUM (R002h [3:0]) from 5h to Vh.	
Page 8-42	Update	Updated description for GPIO[19]_SRC_SEL (R3E4h [9:5]).	
			March 27, 2015
Page 8-42	Update	Updated description for GPIO[18]_OUTPUT_SRC_SEL (R3E4h [4:0]).	
			March 27, 2015

<sup>\*</sup> The type of change is categorized as: Parameter, Revision, or Update. A Parameter change is a change to a spec value, a Revision change is one that originates from the chip Revision Notice, and an Update change includes all other document updates.

THIS PAGE LEFT INTENTIONALLY BLANK



## **CONTENTS**

1	OVE	RVIEW	1-1				
2	FEA <sup>-</sup>	TURES	2-1				
	2.1	GENERAL	2-2				
	2.2	FUNCTIONAL	2-3				
3	PAC	KAGE	3-1				
	3.1	PACKAGE PIN-OUT	3-2				
	3.2	PACKAGE DIMENSIONS	3-3				
	3.3	PIN DESCRIPTIONS	3-5				
		3.3.1 Pin Type Definitions					
		3.3.2 Pin List	3-5				
4	LAY	OUT GUIDELINES	4-1				
	4.1	BOARD SCHEMATIC EXAMPLE	4-2				
	4.2	LAYER STACK-UP					
		4.2.1 Layer 1–Topside, Parts, Slow and High Speed Signal Routes, and Power Routes					
		4.2.2 Layer 2–Solid Ground Plane					
		4.2.3 Layer 3–Power Plane					
		4.2.4 Layer 4–Bottom Layer, Slow and High-Speed Signal Routes, and Power Routes					
	4.3	POWER SUPPLY					
		4.3.1 VDD Power (1.0V)					
		4.3.2 Analog Power Supply (1.8V)					
		4.3.3 VDDIO Power (3.3V)					
		4.3.5 Bias Current Resistor (RSET)					
	4.4	PCB Trace Routing					
	4.5						
_	051		- 4				
5		ERAL PURPOSE I/O PORT INTERFACE					
	5.1	Overview					
	5.2	GPIO NORMAL MODE					
	5.3	GPIO SAMPLE-AT-RESET PINS	5-5				
6	UAR	T INTERFACE	6-1				
	6.1	UART Interface Overview	6-2				
	6.2	UART INTERFACE TIMING	6-3				
	6.3	REGISTER ACCESS SEQUENCE THROUGH UART	6-4				
		6.3.1 UART Read/Write Command Sequences	6-5				
7	POR	TS	7-1				
	7.1	PM_PORT FIELD	7-2				
	7.2	Control Ports					
	7.3	Cascading					



8	REG	ISTERS .		8-1
	8.1	REGISTI	ER SUMMARY	8-2
		8.1.1	Register Access from Host and UART	
		8.1.2	General Status and Control Registers	
		8.1.3	Vendor-Specific Port Multiplier Control Registers	8-6
		8.1.4	Host Port PHY Event Counter Registers	8-6
		8.1.5	General Purpose Input/Output (GPIO) Registers	
		8.1.6	SATA PHY and Link Registers	8-7
		8.1.7	Device Port PHY Event Counter Registers	
	8.2	REGISTI	ER MAP SUMMARY	8-8
	8.3	REGISTI	ER DESCRIPTION	8-12
		8.3.1	General Status and Control Registers	
		8.3.2	Vendor-Specific Port Multiplier Control Registers	8-17
		8.3.3	Host Port PHY Event Counter Registers	
		8.3.4	General Purpose Input/Output (GPIO) Registers	8-25
		8.3.5	SATA PHY and Link Registers	
		8.3.6	Device Port PHY Event Counter Registers	8-51
9	ELE	CTRICAL	SPECIFICATIONS	9-1
	9.1	ABSOLU	JTE MAXIMUM RATINGS	9-2
	9.2	Power	REQUIREMENTS	9-2
	9.3	RECOM	MENDED/TYPICAL OPERATING CONDITIONS	9-3
	9.4	DC CHA	ARACTERISTICS	9-4
	0.5	THEDM	AL DATA	0-5




1 OVERVIEW

The 88SM9705 is a SATA port multiplier that allows an active host connection to communicate with up to five device ports and one SEMB port. The 88SM9705 is used to consolidate the capacity of storage devices by allowing a single host SATA port to be connected to more than one SATA 6 gbps device.

Figure 1-1 illustrates a typical port multiplier configuration.

Figure 1-1 Overview (Five Port)



The 88SM9705 port multiplier employs Marvell SATA 6 Gbps Physical Layer (PHY) technology and recognizes the SATA-defined OOB sequence and speed-negotiation sequence on all of its SATA ports.


The 88SM9705 has programmable amplitude and pre-emphasis settings for a range of drive capabilities to support various backplane and cabling environments. The arbiter receives all the requests from the host port, the device ports, and the control port if these ports must transmit a FIS to the host port. The control port has the highest arbitration priority. The priority of the other ports is determined by a fair priority algorithm.

All device ports and the host port can be set up through the host port or UART interface to perform SATA self-tests at the same time.

The PHY Test module is specifically used to test the SATA PHY. All the test patterns are referenced from SATA Test Patterns and the High-Speed Serialized Attachment specification. For more information, see *Serial ATA Revision 3.1 Specification* (http://www.sata-io.org).

Figure 1-2 shows the 88SM9705 blocks.

Figure 1-2 88SM9705 Blocks





# **2** FEATURES

This chapter contains the following sections:

- General
- Functional



### 2.1 General

- 55 nm CMOS technology.
- Supports Serial ATA Revision 3.1 Specification, with communication speeds of 1.5 Gbps, 3
   Gbps, and 6 Gbps on host and device ports.
- 1.0V, 1.8V, and 3.3V power.
- 84-pin QFN ePad package.
- PHY test mode.
- One host port.
- Five device
- Supports 25 MHz reference clock.

2-2 General



### 2.2 Functional

- 115200 bps UART access.
- Spread-spectrum clocking transmission.
- SATA BIST over host and device links.
- Asynchronous notification.
- NOP command to select PM port field (Marvell Specific Mode, optional).SPI interface for internal register programming.
- Supports SATA Port Multiplier Rev. 1.2.

THIS PAGE LEFT INTENTIONALLY BLANK



# 3 PACKAGE


This chapter contains the following sections:

- Package Pin-Out
- Package Dimensions
- Pin Descriptions



## 3.1 Package Pin-Out





3-2 Package Pin-Out



## 3.2 Package Dimensions

Figure 3-2 Mechanical Drawings






Figure 3-3 Mechanical Dimensions

	Dimension in mm			Dimension in inch		
Symbol	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.80	0.85	1.00	0.031	0.033	0.039
A1	0.00	0.02	0.05	0.000	0.001	0.002
A2	0.60	0.65	0.80	0.024	0.026	0.031
A3		0.20 REF			0.008 REI	F
b	0.15	0.20	0.25	0.006	0.008	0.010
D/E	1	0.00 BS0			0.394 BS	С
D1/E1		9.75 BSC			0.384 BS	С
е		0.40 BSC			0.016 BS	С
L	0.30	0.40	0.50	0.012	0.016	0.020
θ	0,		14°	0,		14°
R	0.075			0.003		
aaa			0.15			0.006
bbb			0.10			0.004
ccc			0.10			0.004
ddd			0.05			0.002
eee			0.08			0.003
fff			0.10			0.004

		J.,		
	Symbol	Dimension in mm	Dimension in inc	h Shape Option
	$D_2$	4.60 BSC	.181 BSC	
	E <sub>2</sub>	4.60 BSC	.181 BSC	Square



## 3.3 Pin Descriptions

### 3.3.1 Pin Type Definitions

This section outlines the 88SM9705 pin descriptions. All signals ending with the letter N indicate an active-low signal. Pin type definitions are shown in the following table.

**Table 3-1 Pin Type Definitions** 

Pin Type	Definition	
I/O	Input and output	
I	Input only	
0	Output only	
PD	Internal pull-down resistor (50 kΩ)	
PU	Internal pull-up resistor (50 k $\Omega$ )	
mA	DC sink capability	
5	5V tolerance	

### 3.3.2 Pin List

Table 3-2 Serial ATA Interface Signals

Signal Name	Signal Number	Туре	Description
P0_TXP	51	0	Serial ATA Transmitter Differential Outputs.
P0_TXN	50	0	_
P1_TXP	17	0	_
P1_TXN	16	0	_
P2_TXP	11	0	_
P2_TXN	10	0	_
P3_TXP	5	0	_
P3_TXN	4	0	_
P4_TXP	63	0	_
P4_TXN	62	0	_
HT_TXP	53	0	_
HT_TXN	54	0	_

Pin Descriptions 3-5

Table 3-2 Serial ATA Interface Signals (continued)

Signal Name	Signal Number	Туре	Description
P0_RXN	48	1	Serial ATA Receiver Differential Inputs.
P0_RXP	47	I	_
P1_RXN	14	I	_
P1_RXP	13	I	_
P2_RXN	8	I	_
P2_RXP	7	I	_
P3_RXN	2	I	_
P3_RXP	1	I	_
P4_RXN	60	I	_
P4_RXP	59	I	_
HT_RXN	56	I	_
HT_RXP	57	I	_

Table 3-3 Chip Power-On Reset Signal

Signal Name	Signal Number	Туре	Description
PWR_ON_RST_N	81	I	Chip Power on Reset. Active Low.

#### Table 3-4 UART Two-Wire Serial Interface

Signal Name	Signal Number	Туре	Description
UAO	18	0	UART Data Output.
UAI	19	I	UART Data Input.
SCL	29	I/O	Serial Clock
SDA	30	I/O	Serial Data.

### **Table 3-5 Configuration and Test Pins**

Signal Name	Signal Number	Туре	Description
GPIO19	64	I/O	General Purpose I/O 19.
GPIO18	65	I/O	General Purpose I/O 18.
GPIO17	66	I/O	General Purpose I/O 17.
GPIO16	67	I/O	General Purpose I/O 16.

3-6 Pin Descriptions



Table 3-5 Configuration and Test Pins (continued)

Signal Name	Signal Number	Туре	Description
GPIO15	82	I/O	General Purpose I/O 15.
GPIO14	83	I/O	General Purpose I/O 14.
GPIO13	84	I/O	General Purpose I/O 13.
GPIO12	20	I/O	General Purpose I/O 12.
GPIO11	21	I/O	General Purpose I/O 11.
P4_LED/GPIO10	22	I/O	Device Port 4 Link-up and Activity LED or General Purpose I/O 10.
P3_LED/GPIO9	23	I/O	Device Port 3 Link-up and Activity LED or General Purpose I/O 9.
P2_LED/GPIO8	24	I/O	Device Port 2 Link-up and Activity LED or General Purpose I/O 8.
P1_LED/GPIO7	25	I/O	Device Port 1 Link-up and Activity LED or General Purpose I/O 7.
P0_LED/GPIO6	26	I/O	Device Port 0 Link-up and Activity LED or General Purpose I/O 6.
HT_LED/GPIO5	27	I/O	Host Port Link-up and Activity LED or General Purpose I/O 5.
GPIO4	68	I/O	General Purpose I/O 4.
GPIO3	69	I/O	General Purpose I/O 3
GPIO2	71	I/O	General Purpose I/O 2.
GPIO1	72	I/O	General Purpose I/O 1.
GPIO0	74	I/O	General Purpose I/O 0.
TST0	32	I	Test Pin.
TST1	31	I	Test Pin.

**Table 3-6 Reference Signals** 

Signal Name	Signal Number	Туре	Description
ISET	45	I	Reference Current for Crystal Oscillator and PLL. This pin must be connected to an external $6.04~k\Omega$ 1% resistor to the Ground.
XTLOUT	43	0	Crystal Output.
XTLIN_OSC	44	I	Reference Clock Input. It can be from crystal or oscillator.

Table 3-7 Power Pins

Signal Name	Signal Number	Туре	Description
HT_VAA	55	I	1.8V Power Source for Host Port SATA PHY.
P0_VAA	49	I	1.8V Power Source for Device Port 0 SATA PHY.
P1_VAA	15	I	1.8V Power Source for Device Port 1 SATA PHY.
P2_VAA	9	I	1.8V Power Source for Device Port 2 SATA PHY.
P3_VAA	3	I	1.8V Power Source for Device Port 3 SATA PHY.
P4_VAA	61	I	1.8V Power Source for Device Port 4 SATA PHY.
VAA1	41	I	1.8V Power Source for Analog logic.
VSS1	42, 46	I	Ground for Analog Logic.
P0_VSS	52	I	Ground for SATA PHY.
P1_VSS	12	I	Ground for SATA PHY.
P2_VSS	6	I	Ground for SATA PHY.
HT_VSS	58	I	Ground for SATA PHY.
VDDIO	33, 73	I	3.3 V Power Source for Digital IO.
VDD	28, 34, 70, 77	I	1.0 V Power Source for Digital.

### Table 3-8 SPI Flash Interface Signals

Signal Name	Signal Number	Туре	Description
SPI_DO	75	0	Data Output of SPI Flash Interface.
SPI_CLK	79	0	Clock Output of SPI Flash Interface.
SPI_CS	76	0	Mode Select of SPI Flash Interface.
SPI_DI	78	I	Data Input of SPI Flash Interface.

### **Table 3-9 Test Mode Interface Signals**

Signal Name	Signal Number	Туре	Description
TESTMODE	80	I	Chip Test Mode.
TP	40	0	Analog Test Point.

#### Table 3-10 Pins Not Connected

Signal Name	Signal Number	Туре	Description
N/C	35, 36, 37, 38, 39	N/A	Not Connected.

3-8 Pin Descriptions



4

## **LAYOUT GUIDELINES**

This chapter describes the system recommendations from the Marvell Semiconductor design and application engineers who work with the 88SM9705. It is written for those who are designing schematics and printed circuit boards for an 88SM9705-based system. Whenever possible, the PCB designer must try to follow the suggestions provided in this chapter.

The information in this chapter is preliminary. Consult with Marvell Semiconductor design and application engineers before starting your PCB design.

The chapter contains the following sections:

- Board Schematic Example
- Layer Stack-Up
- Power Supply
- PCB Trace Routing
- Recommended Layout


See Chapter 3, Package, for package information.



### 4.1 Board Schematic Example

The board schematic consists of the major interfaces of the 88SM9705. Figure 4-1 shows an example board schematic.

Figure 4-1 88M9705 Example Board Schematic



**Note:** This diagram is for reference only. Contact your Marvell field applications engineer for the latest schematics.

## 4.2 Layer Stack-Up

The recommended minimum requirements are 5-mil traces and 5-mil spacing. The following layer stack up is recommended:

- Layer 1–Topside, Parts, Slow and High Speed Signal Routes, and Power Routes
- Layer 2-Solid Ground Plane
- Layer 3-Power Plane
- Layer 4–Bottom Layer, Slow and High-Speed Signal Routes, and Power Routes

# 4.2.1 Layer 1–Topside, Parts, Slow and High Speed Signal Routes, and Power Routes

All active parts are to be placed on the topside. Some of the differential pairs for SATA are routed on the top layer, differential  $100\Omega$  impedance must be maintained for those high speed signals.



### 4.2.2 Layer 2-Solid Ground Plane

A solid ground plane must be located directly below the top layer of the PCB. This layer must be a minimum distance below the top layer to reduce the amount of crosstalk and EMI. No cutouts must exist in the ground plane. It is recommended to use 1 ounce copper.

#### 4.2.3 Layer 3-Power Plane

Use solid planes on layer 3 to supply power to the ICs on the PCB. Avoid narrow traces and necks on this plane.

### 4.2.4 Layer 4-Bottom Layer, Slow and High-Speed Signal Routes, and Power Routes

Some of the differential pairs for SATA are routed on the top layer, differential  $100\Omega$  impedance must be maintained for those high speed signals. The high speed signals have the return current on the third layer, which is the power plane. No cut-out must exist under the signal path.

### 4.3 Power Supply

The 88SM9705 operates using the following power supplies:

- VDD Power (1.0V)
- Analog Power Supply (1.8V)
- VDDIO Power (3.3V)
- Power-on-Reset Timing Requirement
- Bias Current Resistor (RSET)

#### 4.3.1 VDD Power (1.0V)

All digital power pins (VDD pins) must be connected directly to a VDD plane in the power layer with short and wide traces to minimize digital power-trace inductances.

Use vias close to the VDD pins to connect to this plane and avoid using the traces on the top layer. Marvell recommends placing capacitors around the three sides of the PCB near VDD pins with the following dimensions:

- 1 nF (1 capacitor)
- 0.1 µF (2 capacitors)
- 2.2 μF (1 ceramic capacitor)

The 2.2  $\mu$ F ceramic decoupling capacitor is needed to filter the lower frequency power-supply noise.

To reduce system noise, the use of high-frequency surface-mount monolithic ceramic bypass capacitors must be placed as close as possible to the channel VDD pins. At least one decoupling capacitor must be placed on each side of the IC package.

Short and wide copper traces must be used to minimize parasitic inductances. Low-value capacitors (1,000–10,000 pF) are preferable over higher values because they are more effective at higher frequencies.

### 4.3.2 Analog Power Supply (1.8V)

The 1.8V power is for analog design of the chip.

#### 4.3.3 VDDIO Power (3.3V)

The digital power (3.3V) is the power supply for the digital pad.

### 4.3.4 Power-on-Reset Timing Requirement

The minimum timing requirement for power on reset is 50 µs after all power supplies are stable and before the power-on-reset signal is released.

### 4.3.5 Bias Current Resistor (RSET)

This resistor must connect a 6.04 K $\Omega$  (1%) resistor to the ISET pin and the adjacent top ground plane. It must lie as close as possible to the ISET pin.

## 4.4 PCB Trace Routing

The stack-up parameters for the reference board are shown in Table 4-1.

Table 4-1 PCB Board Stack-up Parameters

Layer	Layer Description	Copper Weight (oz)	Target Impedance (±10%)
1	Signal	0.5	50
2	GND	1	N/A
3	Power	1	N/A
4	Signal	0.5	50

## 4.5 Recommended Layout

Solid ground planes are recommended. However, special care must be taken when routing VAA and VSS pins.

The following general tips describe what must be considered when determining your stack-up and board routing. These tips are not meant to substitute for consulting with a signal-integrity expert or doing your own simulations.

**Note:** Specific numbers or rules-of-thumb are not used here because they might not be applicable in every situation.

4-4 PCB Trace Routing

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary




Do not split ground planes.

Keep good spacing between possible sensitive analog circuitry on your board and the digital signals to sufficiently isolate noise. A solid ground plane is necessary to provide a good return path for routing layers. Try to provide at least one ground plane adjacent to all routing layers (see Figure 4-2).

Keep trace layers as close as possible to the adjacent ground or power planes.
 This helps minimize crosstalk and improve noise control on the planes.

Figure 4-2 Trace Has at Least One Solid Plane for Return Path



- When routing adjacent to only a power plane, do not cross splits.
  - Route traces only over the power plane that supplies both the driver and the load. Otherwise, provide a decoupling capacitor near the trace at the end that is not supplied by the adjacent power plane.
- Critical signals must avoid running parallel and close to or directly over a gap.
   This would change the impedance of the trace.
- Separate analog powers onto opposing planes.
  - This helps minimize the coupling area that an analog plane has with an adjacent digital plane.
- For dual strip-line routing, traces must only cross at 90 degrees.
  - Avoid more than two routing layers in a row to minimize tandem crosstalk and to better control impedance.
- Planes must be evenly distributed in order to minimize warping.
- Calculating or modeling impedance must be made prior to routing.
  - This helps ensure that a reasonable trace thickness is used and that the desired board thickness is available. Consult with your board fabricator for accurate impedance.
- Allow good separation between fast signals to avoid crosstalk.
  - Crosstalk increases as the parallel traces get longer.

Recommended Layout 4-5

alternatives to provide return path for these signals are listed below.

- When packages become smaller, route traces over a split power plane
   Smaller packages force vias to become smaller, thereby reducing board thickness and layer counts, which might create the need to route traces over a split power plane. Some
  - Caution must be used when applying these techniques. Digital traces must not cross over analog planes, and vice-versa. All of these rules must be followed closely to prevent noise contamination problems that might arise due to routing over the wrong plane.

By tightly controlling the return path, control noise on the power and ground planes can be controlled.

Place a ground layer close enough to the split power plane in order to couple enough to provide buried capacitance, such as SIG-PWR-GND (see Figure 4-3). Return signals that encounter splits in this situation simply jumps to the ground plane, over the split, and back to the other power plane. Buried capacitance provides the benefit of adding low inductance decoupling to your board. Your fabricator may charge for a special license fee and special materials. To determine the amount of capacitance your planes provide, use the following equation:


$$C = 1.249 \cdot 10^{-13} \cdot E_{\bullet} \cdot L \cdot W/H$$

Where  $E_R$  is the dielectric coefficient, L  $\bullet$  W represents the area of copper, and H is the separation between planes.

- Provide return-path capacitors that connect to both power planes and jumps the split.
   Place them close to the traces so that there is one capacitor for every four or five traces.
   The capacitors would then provide the return path (see Figure 4-4).
- Allow only static or slow signals on layers where they are adjacent to split planes.

Figure 4-3 shows the ground layer close to the split power plane.

Figure 4-3 Close Power and Ground Planes Provide Coupling for Good Return Path




4-6 Recommended Layout



Figure 4-4 shows the thermal ground plane in relation to the return-path capacitor.

Figure 4-4 Suggested Thermal Ground Plane on Opposite Side of Chip



THIS PAGE LEFT INTENTIONALLY BLANK



5

## **GENERAL PURPOSE I/O PORT INTERFACE**

This chapter contains the following sections:

- Overview
- GPIO Normal Mode
- GPIO Sample-at-Reset Pins



### 5.1 Overview

The 88SM9705 contains a 20-bit General Purpose Port Input/Output (GPIO) interface. The GPIO interface provides the following features:

- Each of the GPIO pins can be assigned to act as a general purpose input or output pin.
- A dedicated register provides the GPIO input value.
- A dedicated register provides the GPIO output value.
- Each of the GPIO outputs can be programmed for the LED to blink approximately every 100 ms.

5-2 Overview



### 5.2 **GPIO Normal Mode**

Table 5-1 describes the function of the GPIO pins.

Table 5-1 GPIO Pin Default Functions

Pin Name	Default Setting	Default Function	Capable Function	Source	Description
GPIO0	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO1	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO2	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO3	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO4	PU	Three-device-port mode: This function is Device 2 port link-up and activity LED Otherwise: General Purpose I/O	0: LED blink for RAID 1: Notification SDB sending pulse output, pulse (1 µs)	Selectable	Multiple blink frequency
			2: System alert level output		
GPIO5	PU	Host port link-up and activity LED *	LED blink for RAID	Selectable	Multiple blink frequency
GPIO6	PU	Device 0 port link-up and activity LED *	LED blink for RAID	Selectable	Multiple blink frequency
GPIO7	PU	Device 1 port link-up and activity LED *	LED blink for RAID	Selectable	Multiple blink frequency
GPIO8	PU	Device 2 port link-up and activity LED *	LED blink for RAID	Selectable	Multiple blink frequency
GPIO9	PU	Device 3 port link-up and activity LED *	LED blink for RAID	Selectable	Multiple blink frequency
GPIO10	PU		LED blink for RAID	Selectable	Multiple blink frequency
GPIO11	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO12	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO13	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO14	PU	General Purpose I/O	LED blink for RAID	Selectable	Multiple blink frequency
GPIO15	PU	General Purpose I/O	General Purpose I/O	N/A	

GPIO Normal Mode 5-3



Table 5-1 GPIO Pin Default Functions (continued)

Pin Name	Default Setting	Default Function	Capable Function	Source	Description
GPIO16	PU	System alert level output	General Purpose I/O	N/A	Send level when system alert condition is met
GPIO17	PU	General Purpose I/O	General Purpose I/O	N/A	N/A
GPIO18	PU	General Purpose I/O	Power management: POW_OIT	N/A	N/A
GPIO19	PU	General Purpose I/O	Power management: POW_IN	N/A	N/A

<sup>\*</sup> The link up and activity can be separated and selectable for the blink source.




## 5.3 GPIO Sample-at-Reset Pins

During chip reset, the method of using the GPIO pins to set the chip operation to the normal functional mode is called sample at reset. This method is activated when the RST\_N input rises from low to high and is deactivated four reference cycles later. For example, if the reference cycle is 40 ns, the total time for deactivation is  $4 \times 40 \text{ ns} = 160 \text{ ns}$ .

Figure 5-1 shows the sample-at-reset timing.

Figure 5-1 Sample-at-Reset Timing



During sample at reset, the signal levels of the GPIO pins must be kept stable so the chip can reliably sample the values. After the sample at reset is deactivated, the GPIO pins can switch to other functions and the chip stops sampling GPIO pins. The sampled values are stored in the internal signals as shown in Table 5-2.

Table 5-2 Sample-at-Reset Signal Descriptions

Pin Name	Function		
GPIO0	Legacy Host Enable.  Oh: Legacy Host mode is disabled  1h: Legacy Host mode is enabled		
GPIO1	SEMB Disable.		
	<ul><li>Oh: SEMB is enabled</li><li>1h: SEMB is disabled.</li></ul>		
GPIO2	12C Speed-Up Disable.		
	<ul><li>0h: I2C speed-up enabled.</li><li>1h: I2C speed-up disabled.</li></ul>		
GPIO3	PHY SSC Disable.		
	<ul><li>Oh: SATA host and device port SSC enabled.</li><li>1h: SATA PHY SSC disabled</li></ul>		
GPIO4	PLL SSC Disable.		
	<ul><li>Oh: System PLL SSC enabled.</li><li>1h: System PLL SSC disabled.</li></ul>		
GPIO5	PM Lock Disable.		
	<ul><li>Oh: PM Lock enabled.</li><li>1h: PM Lock disabled</li></ul>		
GPIO6	NOP Select Disable.		
	<ul><li>0h: NOP command selection enabled</li><li>1h: NOP command selection disabled</li></ul>		



### Table 5-2 Sample-at-Reset Signal Descriptions (continued)

Pin Name	Function		
GPIO7	All Ports Disable.		
	<b>0h:</b> All ports enabled		
	1h: All ports disabled		
GPIO8	8K FIFO Disable.		
	<b>0h:</b> Device port 8K FIFO enabled		
	1h: Device port 8K FIFO disabled		



# 6 UART INTERFACE

This chapter contains the following sections:

- UART Interface Overview
- UART Interface Timing
- Register Access Sequence Through UART



#### 6.1 **UART Interface Overview**

The 88SM9705 has one 115200 bps UART interface.


The UART interface is used to access internal registers, including those for the SATA status and SATA debug registers of each port. The UART interface is not required for normal operation. At the fixed baud rate of 115200 bps, the UART interface block is used mostly for debugging purposes. If the UART pins are not used, then all UAI pins must be left high for normal operation.



# 6.2 UART Interface Timing

Figure 6-1 illustrates an example of UART signal timing.

Figure 6-1 UART Signal Timing Example




UART Interface Timing 6-3



# 6.3 Register Access Sequence Through UART

This section describes the register access sequence through the UART. Figure 6.2 shows the write command format.

Figure 6-2 Write Command Format




Following are the parameters of the write command format:

- A carriage return (CR) character and a line feed (LF) character are required after a WRITE command for command execution.
- A zero, a carriage return, and a line feed are returned if the command executes correctly.
- A question mark ("?"), a carriage return, and a line feed are returned if an error is encountered.

All alphabetic characters must be in upper case. The backspace character is not recognized. For example: W12AD34DF23 + CR + LF means write the value of AS34DF23h to the location R12h. If the UART returns 0 + CR + LF, then the command executed properly. If the UART returns ? + CR + LF, then the command did not execute properly. Figure 6.3 shows the read command format.

Figure 6-3 Read Command Format



Following are the parameters of the READ command format:

- The carriage return and line feed characters are required after a READ command.
- The register value, carriage return, and line feed characters are returned if the command executes correctly.
- A question mark ("?"), carriage return, and line feed characters are returned if an error is encountered.

All alphabetic characters must be in upper case. The backspace character is not recognized. For example, R12h + CR + LF means read from R12h. If the register value + CR + LF is returned, then the read command executed properly. If ? + CR + LF is returned from the UART, then the command did not execute properly.



### 6.3.1 UART Read/Write Command Sequences

Each UART sequence includes the parity bit in the last bit. Table 6-1 through Table 6-4, Write Command, Error detail the register Read/Write sequences for Read and Write commands, with and without errors.

Table 6-1 describes the registers read command sequence when no errors are returned.

Table 6-1 Read Command, No Error

Byte	Master	Slave	Value
1	CMD(R)	-	52h
2	ADDR[31:24]	-	ASCII (ADDR[31:28])
3			ASCII (ADDR[27:24])
4	ADDR[23:16]	-	ASCII (ADDR[23:20])
5			ASCII (ADDR[19:16])
6	ADDR[15:8]	-	ASCII (ADDR[15:12])
7			ASCII (ADDR[11:8])
8	ADDR[7:0]	-	ASCII (ADDR[7:4])
9			ASCII (ADDR[3:0])
10	CR	-	0Dh
11	LF	-	0Ah
12	-	DATA[31:24]	ASCII (DATA[31:28])
13			ASCII (DATA[27:24])
14	-	DATA[23:16]	ASCII (DATA[23:20])
15			ASCII (DATA[19:16])
16	-	DATA[15:8]	ASCII (DATA[15:12])
17			ASCII (DATA[11:8])
18	-	DATA[7:0]	ASCII (DATA[7:4])
19			ASCII (DATA[3:0])
20	-	CR	0Dh
21	-	LF	0Ah

Table 6-2 describes the registers read command sequence when errors are returned.

Table 6-2 Read Command, Error

Byte	Master	Slave	Value
1	CMD(R)	-	52h
2	ADDR[31:24]	-	ASCII (ADDR[31:28])
3			ASCII (ADDR[27:24])
4	ADDR[23:16]	-	ASCII (ADDR[23:20])
5			ASCII (ADDR[19:16])
6	ADDR[15:8]	-	ASCII (ADDR[15:12])
7			ASCII (ADDR[11:8])

Table 6-2 Read Command, Error (continued)

Byte	Master	Slave	Value
8	ADDR[7:0]	-	ASCII (ADDR[7:4])
9			ASCII (ADDR[3:0])
10	CR	-	0Dh
11	LF	-	0Ah
12		?	3Fh
13	-	CR	0Dh
14	-	LF	0Ah

Table 6-3 describes the registers write command sequence when no errors are returned.

Table 6-3 Write Command, No Error

Byte	Master	Slave	Value
1	CMD(W)	-	57h
2	ADDR[31:24]	-	ASCII (ADDR[31:28])
3			ASCII (ADDR[27:24])
4	ADDR[23:16]	-	ASCII (ADDR[23:20])
5			ASCII (ADDR[19:16])
6	ADDR[15:8]	-	ASCII (ADDR[15:12])
7			ASCII (ADDR[11:8])
8	ADDR[7:0]	-	ASCII (ADDR[7:4])
9			ASCII (ADDR[3:0])
10	DATA[31:24]	-	ASCII (DATA[31:28])
11			ASCII (DATA[27:24])
12	DATA[23:16]	-	ASCII (DATA[23:20])
13			ASCII (DATA[19:16])
14	DATA[15:8]	-	ASCII (DATA[15:12])
15			ASCII (DATA[11:8])
16	DATA[7:0]	-	ASCII (DATA[7:4])
17			ASCII (DATA[3:0])
18	CR	-	0Dh
19	LF	-	0Ah
20	-	0	30h
21	-	CR	0Dh
22	-	LF	0Ah



Table 6-4 describes the registers write command sequence when errors are returned.

Table 6-4 Write Command, Error

Byte	Master	Slave	Value
1	CMD(W)	-	57h
2	ADDR[31:24]	-	ASCII (ADDR[31:28])
3			ASCII (ADDR[27:24])
4	ADDR[23:16]	-	ASCII (ADDR[23:20])
5			ASCII (ADDR[19:16])
6	ADDR[15:8]	-	ASCII (ADDR[15:12])
7			ASCII (ADDR[11:8])
8	ADDR[7:0]	-	ASCII (ADDR[7:4])
9			ASCII (ADDR[3:0])
10	DATA3	-	ASCII (BYTE3 [7:4])
11			ASCII (BYTE3[3:0])
12	DATA2	-	ASCII (BYTE2 [7:4])
13			ASCII (BYTE2[3:0])
14	DATA1	-	ASCII (BYTE1 [7:4])
15			ASCII (BYTE1[3:0])
16	DATA0	-	ASCII (BYTE0 [7:4])
17			ASCII (BYTE0[3:0])
18	CR	-	0Dh
19	LF	-	0Ah
20	-	?	3Fh
21	-	CR	0Dh
22	-	LF	0Ah

THIS PAGE LEFT INTENTIONALLY BLANK



# **7** PORTS

This chapter contains the following sections:

- PM\_PORT Field
- Control Ports
- Cascading



### 7.1 PM\_PORT Field


For the 88SM9705 to function, the host must be able to select each SATA device that is connected to the 88SM9705. To accomplish this, the PM\_PORT field has been added to all SATA FISes (see Table 7-1). Before the introduction of the port multiplier, these bits had been defined as reserved bits. If the host is port multiplier—enabled, then after the port multiplier's detection and initialization process, the host is able to access each device by changing the value of the PM\_PORT field.

Table 7-1 First Dword of All FIS Types

Г	Byte Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Dword 0						(A	s de	ined	in S	erial	ATA	3.1 S	peci	ficati	on)						ı	PM_F	POR	Γ				FIS 1	Гуре			
Ī	Value	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0

Figure 7-1 shows an example of communication between a port multiplier—enabled host and the port multiplier (PM).

Figure 7-1 Traffic Between a Port Multiplier-Aware Host and the Port Multiplier



#### 7.2 Control Ports

Each port multiplier has a control port that provides some device information—such as the connection status (S-Status), SATA Error (S-Error), and the supported port numbers—to the host. The control port also provides the host with some form of control over the devices. For example, the host can tell the port multiplier to disconnect a port or to engage in SATA BIST activity.

To the host, the control port functions exactly the same as a series of registers.

Port multiplier registers are categorized into the following types:

7-2 PM\_PORT Field

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary



- General Status and Control Registers (GSCR)
- Port Status and Control Registers (PSCR).

Each port multiplier has only one set of GSCR and one set of PSCR for each port.

For more information on the GSCR and PSCR registers, see Chapter 8, Registers.

The host can access the port multiplier's control port as port Fh by using the READ BUFFER (E4h) and WRITE BUFFER (E8h) ATA commands. See section 8.1.1, Register Access from Host and UART for more detail on how these ATA commands can be used with the port multiplier.

# 7.3 Cascading

The port multiplier should not be cascaded. Do not connect a port multiplier to another port multiplier.

THIS PAGE LEFT INTENTIONALLY BLANK

7-4 Cascading



# 8 REGISTERS

This chapter contains the following sections:

- Register Summary
- Register Map Summary
- Register Description



# 8.1 Register Summary

This section contains the following subsections:

- Register Access from Host and UART
- General Status and Control Registers
- Vendor-Specific Port Multiplier Control Registers
- Host Port PHY Event Counter Registers
- General Purpose Input/Output (GPIO) Registers
- SATA PHY and Link Registers
- Device Port PHY Event Counter Registers

#### 8.1.1 Register Access from Host and UART

Registers can be accessed from either the host (SATA) or the UART.

#### 8.1.1.1 Accessing from the Host

All registers are accessed from the host (SATA) with an address that uses a combination of the port number and an offset, as described in Table 8-1

Table 8-1 Access Registers from Host (SATA)

Address Range	Register Description
00h-7Fh	General Purpose Status and Control
80h-FFh	Vendor Specific
100h-1FFh	Host Port PHY Event
200h-2FFh	Host Port
300h-3FFh	GPIO
00h-FFh	Device 0 Port
100h-1FFh	Device 0 Port PHY Event
00h-FFh	Device 1 Port
100h-1FFh	Device 1 Port PHY Event
00h-FFh	Device 2 Port
100h-1FFh	Device 2 Port PHY Event
00h-FFh	Device 3 Port
100h-1FFh	Device 3 Port PHY Event
00h-FFh	Device 4 Port
100-1FFh	Device 4 Port PHY Event
00-FFh	SEMB
	00h–7Fh  80h–FFh  100h–1FFh  200h–2FFh  300h–3FFh  00h–FFh  100h–1FFh  100h–1FFh  100h–1FFh  100h–1FFh  100h–1FFh  100h–1FFh  100h–1FFh  100h–1FFh  100h–1FFh

8-2 Register Summary

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary



#### **Example: Port Multiplier Register Read**

To read PM port 2 register 01h, a port multiplier READ command (E4h) is issued to the port multiplier, as shown in Table 8-2:

Table 8-2 PM Read Register

DWORD	[31:24]	[23:16]	[15:8]		[7:0]		
DW0	Feature[7:0]	Command	CRRR	PM Port	FIS Type		
	Reg address[7:0] = 01h	E4h 8		F	27h		
DW1	Device	LBA[23:16]	LBA[15:8]		LBA[7:0]		
	Port Num = 2	Reserved	Reserved		Reserved		
DW2	Feature[15:8]	LBA[47:40]	LBA[39:32	2]	LBA[31:24]		
	Reg address[15:8] = 00h	Reserved	Reserved		Reserved		
DW3	Control	ICC	Count[15:8	8]	Count[7:0]		
	Reserved	Reserved	Reserved		Reserved		
DW4	Auxiliary[31:24]	Auxiliary[23:16]	Auxiliary[1	5:8]	Auxiliary[7:0]		
	Reserved	Reserved	Reserved		Reserved		

Note: FIS is the read Port Multiplier command.

Table 8-3 indicates that the port multiplier returns the read value of the specific register (04050000h).

Table 8-3 PM Read Register Return

DWORD	[31:24]	[23:16]	[15:8]		[7:0]
DW0	Error	Status	RIRR	PM Port	FIS Type
	00h	50h	4	F	34h
DW1	Device	LBA[23:16]	LBA[15:8	]	LBA[7:0]
	Reserved	Value[31:24] = 04h	Value[23: = 05h	16]	Value[15:8] = 00h
DW2	Reserved	LBA[47:40]	LBA[39:3	2]	LBA[31:24]
	Reserved	Reserved	Reserved		Reserved
DW3	Reserved	Reserved	Count[15	:8]	Count[7:0]
	Reserved	Reserved	Reserved	l	Value[7:0] = 00h
DW4	Reserved	Reserved	Reserved		Reserved
	Reserved	Reserved	Reserved		Reserved

Note: Register D2H FIS from Port Multiplier.

#### **Example: Port Multiplier Register Write**

To write to PM port F register 90h with a value of CAFE1F1Fh, a PM WRITE command (E8h) is issued to the PM as shown in Table 8-4.

Table 8-4 PM Write Register

DWORD	[31:24]	[23:16]	[15:8]	[7:0]		
DW0	Feature[7:0]	Command	CRRR PM Port	FIS Type		
	Reg address[7:0] = 90h	E8h	8 F	27h		
DW1	Device	LBA[23:16]	LBA[15:8]	LBA[7:0]		
	Port = F	Value[31:24]	Value[23:16]	Value[15:8]		
		= CAh	= FEh	= 1Fh		
DW2	Feature[15:8]	LBA[47:40]	LBA[39:32]	LBA[31:24]		
	Reg address[15:8] = 00h	Reserved	Reserved	Reserved		
DW3	Control	ICC	Count[15:8]	Count[7:0]		
	Reserved	Reserved	Reserved	Value[7:0] = 1Fh		
DW4	Auxiliary[31:24]	Auxiliary[23:16]	Auxiliary[15:8]	Auxiliary[7:0]		
	Reserved	Reserved	Reserved	Reserved		

**Note:** FIS is the write Port Multiplier command.

#### 8.1.1.2 Accessing from UART

All registers are accessed from UART with a base address of R00020xxxh.

The following items show read and write examples of accessing a General Purpose register with offset 58h:

- Read—R00020058h
- Write—W00020058A5A5A5A5 (write A5A5A5A5 to register 58h).

Table 8-5 shows the address offset ranges and descriptions for register access from UART.

Table 8-5 Register Access from UART

Offset Range	Register Description
R000h-R07Fh	General Status and Control
R080h-R0FFh	Vendor-Specific
R1A0h-R1FFh	GPIO
R200h-R2FFh	Host Port
R300h-R3FFh	Host Port PHY Event
R400h-R4FFh	Device 0 Port
R500h-R5FFh	Device 0 Port PHY Event
R600h-R6FFh	Device 1 Port
R700h-R7FFh	Device 1 Port PHY Event

8-4 Register Summary



#### Table 8-5 Register Access from UART (continued)

Offset Range	Register Description
R800h-R8FFh	Device 2 Port
R900h-R9FFh	Device 2 Port PHY Event
RA00h-RAFFh	Device 3 Port
RB00h-RBFFh	Device 3 Port PHY Event
RC00h-RCFFh	Device 4 Port
RD00h-RDFFh	Device 4 Port PHY Event
RE00h-REFFh	SEMB



#### 8.1.2 General Status and Control Registers

#### Table 8-6 General Purpose Status and Control Register Summary

Register	Default Value	Register Description	Location
R000h	VVVV1B4Bh	Product Identifier	Page 8-12
R001h	0000A00Eh	Revision Information	Page 8-12
R002h	0000000Vh	Port Information	Page 8-13
R020h	00000000h	Error Information	Page 8-13
R021h	0400FFFFh	Error Information Bit Enable	Page 8-13
R022h	00000000h	PHY Event Counter Control	Page 8-14
R040h	0000001Fh	Port Multiplier Revision 1 X Features Support	Page 8-15
R060h	00000001h	Port Multiplier 1 X Feature Enable	Page 8-15

# 8.1.3 Vendor-Specific Port Multiplier Control Registers

Table 8-7 Vendor-Specific PM Control Register Summary

Register	Default Value	Register Description	Location
R080h	00000000h	PM Control	Page 8-17
R081h	00000000h	Probe Control	Page 8-18
R082h	00000000h	Probe Signal	Page 8-18
R083h	0000003Eh	PM Lock Control	Page 8-19
R084h	00000000h	PM Lock Status	Page 8-19
R086h	00002C2Bh	SEMB I2C Control	Page 8-20
R087h	00900000h	SEMB Time-out Value	Page 8-20
R089h	00000000h	PLL Control 1	Page 8-21
R08Ah	8000003Fh	PLL Control 2	Page 8-21
R091h	F81E003Ah	FIFO Size Control	Page 8-22
R092h	00000666h	Memory Control	Page 8-23
R093h	00888888h	SATA Port PHY Control	Page 8-23
R0A0h	00000000h	Side Bank Address Register	Page 8-24
R0A1h	00000000h	Side Bank Data Register	Page 8-24

# 8.1.4 Host Port PHY Event Counter Registers

Table 8-8 Host Port PHY Event Counter Register Summary

Register	Default Value	Register Description	Location
R100h	00000000h	Host Port PHY Event Counter 1	Page 8-25

8-6 Register Summary



# 8.1.5 General Purpose Input/Output (GPIO) Registers

#### **Table 8-9 GPIO Register Summary**

Register	Default Value	Register Description	Location
R3A0h	00000000h	GPIO Data Out	Page 8-25
R3A4h	000107C0h	GPIO Data Out Enable	Page 8-25
R3A8h	00000000h	GPIO Blink Enable	Page 8-26
R3ACh	00000000h	GPIO Data In Polarity	Page 8-26
R3B0h	00000000h	GPIO Data In	Page 8-26
R3C4h	2AF624C3h	GPIO [6] through GPIO [11] Port Source Select	Page 8-27
R3C8h	047868C0h	Power-Control Logic Time-Out Control Register	Page 8-32
R3D8h	255AD6B5h	GPIO [0] through GPIO [5] Port Source Select	Page 8-33
R3E0h	2A2AD6B5h	GPIO[12] through GPIO[17] Port Source Select	Page 8-39
R3E4h	000002B5h	GPIO[18] through GPIO[19] Port Source Select	Page 8-42
R3E8h	00000041h	Blink Rate Counter Register for SATA4 and Overall Link	Page 8-42
R3ECh	01041041h	Blink Rate Counter Register for SATA0/1/2/3/H	Page 8-43
R3F0h	01041041h	Blink Rate Counter Register for GPIO_OUT[4] through GPIO_OUT[0]	Page 8-44
R3F4h	01041041h	Blink Rate Counter Register for GPIO_OUT[9] through GPIO_OUT[5]	Page 8-45
R3F8h	01041041h	Blink Rate Counter Register for GPIO_OUT[14] through GPIO_OUT[10]	Page 8-46
R3FCh	01041041h	Blink Rate Counter Register for GPIO_OUT[19] through GPIO_OUT[15]	Page 8-46

# 8.1.6 SATA PHY and Link Registers

This section includes the following sections:

- Link Registers
- SATA PHY—Low-Power SERDES PHY Registers



#### 8.1.6.1 Link Registers

Table 8-10 Link Register Summary

Register Address	Default Value	Register Description	Location
R00Eh	00002001h	PHY Reserved Input Control	Page 8-47

#### 8.1.6.2 SATA PHY—Low-Power SERDES PHY Registers

Table 8-11 SATA PHY—Low-Power SERDES PHY Register Summary

Register Address	Default Value	Register Description	Location
R8Dh	C958h	Generation 1 Setting 0	Page 8-48
R8Fh	AA62h	Generation 2 Setting 0	Page 8-48
R91h	0BEBh	Generation 3 Setting 0	Page 8-49


#### 8.1.7 Device Port PHY Event Counter Registers

Table 8-12 Device Port PHY Event Counter Register Summary

Register	Default Value	Register Description	Location
R100h	00000000h	Device Port PHY Event Counter 0	Page 8-51
R101h	00000000h	Device Port PHY Event Counter 2	Page 8-51

# 8.2 Register Map Summary

Table 8-13 General Status and Control Register Map Summary






#### Table 8-13 General Status and Control Register Map Summary (continued)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R060h														RS	VD														NO TIF Y_E N	SS C_E N	PM RE QP EN	BIS T_E N

#### Table 8-14 Vendor-Specific Port Multiplier Control Register Map Summary



#### Table 8-15 Host Port PHY Event Counter Register Map Summary

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R100h															PHY_	EVE	NT_C	NT_1														

#### Table 8-17 GPIO Registers


Register	31 3	30 29	28 27 26 25	24	23 22 21 2	0 19 18	17 16 15			10 9 8 7		5 4 3 2	1 0
R3A0h	OU		RSVD					GPI	O[19:0	]_DATA_OUTPL	IT		
R3A4h	TP UT_ EN_ PO LA RIT Y		RSVI	D					GPIO.	_OUTPUT_EN			
R3A8h			RSVD			G	PIO[19:11]_BI	INKING_EN		GPIO[10:5]_BLI	NKING_	DIS GPIO[4:0]_BLIN	NKING_
R3ACh			RSVD					GPIO_DAT	A_INP	UT_POLARITY_	BIT_MA	.P	
R3B0h			RSVD					GPIC	_INPU	IT_DATA_BIT_M	AP		
R3C4h	RSVI	GPIO	[11]_OUTPUT_SR C_SEL	GPI	D[10]_OUTPUT_S C_SEL	R GPIO[9]_	OUTPUT_SRO _SEL	GPIO[8]_OUT _SEI	PUT_S	GPIO[7]_OL _S	ITPUT_ EL	SRC GPIO[6]_OUTPU _SEL	JT_SRC
R3C8h	RS	VD						IT_CNTR_VAL					
R3D8h	RSVI	GPIO	[5]_OUTPUT_SRC _SEL		_SEL		OUTPUT_SRO _SEL	_SEI	_	_s	EL	SRC GPIO[0]_OUTPU _SEL	
R3E0h	RSVI	GPIC	[17]_DATA_OUT	GPIC	D16_OUTPUT_SR _SEL	GPIO[15	j_DATA_OUT	GPIO[14]_OU C_SE	TPUT_ L	SR GPIO[13]_C	UTPUT SEL	SR GPIO[12]_OUTF C_SEL	
R3E4h					RSVD	)			loure	GPIO[19]_		C_SEL	OT_SR
R3E8h		1017			RSVD		lastes out	WAL BURNE		R_VAL_BLINK_R ATA4		CNTR_VAL_BLINK	
R3ECh	RSVI		_RATE		RATE		R.	ATE		RATE		SATA0_CNTR_VAL_ RATE	
R3F0h	RSVI	<u> </u>	_RATE		_RATE		R	ATE		_RATE		GPIO[0]_CNTR_VAL _RATE	
R3F4h	RSVI	<u> </u>	_RATE		_RATE		R	ATE		_RATE		GPIO[5]_CNTR_VAL _RATE	
R3F8h	RSVI		K_RATE		K_RAT	E	K_I	RATE		K_RATE		GPIO[10]_CNTR_VA K_RATE	
R3FCh	RSVI	GPIO	[19]_CNTR_VAL_I K_RATE	BLIN	GPIO[18]_CNTR K_RAT			TR_VAL_BLIN RATE	GPIO	K_RATE	_BLIN	GPIO[15]_CNTR_VA K_RATE	L_BLIN
R00Eh					RSVD					SS TX_ C_E AM P_A DJ		RSVD	
R8Dh							G1 TX SLE W_ CT RL_ EN	G1_TX_SLE W_RATE_SE L	G1_ TX_ EM PH_ EN	G1_TX_EMPH_A P	M RS VD	G1_TX_AMP	RS VD
R8Fh							G2 TX SLE W_ CT RL_ EN	G2_TX_SLE W_RATE_SE L	G2_ TX_ EM PH_ EN	G2_TX_EMPH_A P	M RS VD	G2_TX_AMP	RS VD
R91h							G3 TX SLE W_ CT RL_ EN	G3_TX_SLE W_RATE_SE L	G3_ TX_ EM PH_ EN	G3_TX_EMPH_A P	M RS VD	G3_TX_AMP	RS VD
R100h						DEV_P	ORT_PHY_EV	ENT_CNTR_0					
R101h							ORT_PHY_EV						
R3FCh	RSVI	GPIO	[19]_CNTR_VAL_I K_RATE	BLIN	GPIO[18]_CNTR K_RAT			TR_VAL_BLIN RATE	GPIO	[16]_CNTR_VAL K_RATE	_BLIN	GPIO[15]_CNTR_VA K_RATE	L_BLIN

#### Table 8-18 Link Register Map Summary

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R00Eh											RS	SVD											SS C_E N	TX_ AM P_A DJ				RS	VD			



#### Table 8-19 SATA PHY—Low-Power SERDES PHY Register Map Summary



#### Table 8-20 Device Port PHY Event Counter Register Map Summary

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R100h													DE	V_P	ORT_	PHY	EVE	NT_C	CNTR	R_0												
R101h													DE	V_P	ORT_	PHY	EVE	NT_C	CNTR	₹_2												

Register Map Summary 8-11

# 8.3 Register Description

This section contains the following subsections:

- General Status and Control Registers
- Vendor-Specific Port Multiplier Control Registers
- Host Port PHY Event Counter Registers
- SATA PHY and Link Registers
- Device Port PHY Event Counter Registers

#### 8.3.1 General Status and Control Registers

#### R000h (VVVV1B4Bh) • Product Identifier

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits								DE\	/_ID														٧	END	OR_I	D						
Default Value	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	0	0	0	1	1	0	1	1	0	1	0	0	1	0	1	1

Bits	Field Name	Read/ Write	Default Value	Description
31:16	DEV_ID	R	VVVVh	Product Identifier.  9705h: 1-to-5 Port Multiplier
15:0	VENDOR_ID	R	1B4Bh	Vendor Identifier.

#### R001h (0000A00Eh) • Revision Information

Bit Posi	tion 3	1 :	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bits								RS	VD											PM_	REV					RS	VD		SP T P M 12	SP T P S1	SP PR T_ P M_ 10	RS VD
Default Va	alue (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	1	1	1	0

Bits	Field Name	Read/ Write	Default Value	Description
31:16	RSVD	R	0000h	Reserved.
				Do not change the default value.
15:8	PM_REV	R	A0h	Port Multiplier Revision.
7:4	RSVD	R	0h	Reserved.
3	SPT_PM_12	R	1h	Support for Port Multiplier Specification 1.2.
2	SPT_PM_S1	R	1h	Support for Port Multiplier Specification 1.1.
1	SPPRT_PM_10	R	1h	Support for Port Multiplier Specification 1.0.
0	RSVD	R	0h	Reserved.
				Do not change the default value.

8-12 Register Description



### R002h (000000Vh) • Port Information

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits														RS	VD														Р	ORT	NUI	Λ
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	٧	٧	٧	٧

Bits	Field Name	Read/ Write	Default Value	Description
31:4	RSVD	R	0000000h	Reserved.
3:0	PORT_NUM	R	Vh	Number of Exposed Device Fan Out Ports.
				The default value is 6h if SEMB enabled and 5h if not enabled.

# R020h (00000000h) • Error Information

•			•																													
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits													ı	RSVI	)													_B IT_ PS		_B IT_	ᆸᆸᆮᄧ	
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:5	RSVD	R	0000000h	Reserved.
4	P4_SEL_BIT_PSCR_O R	R	0h	OR of Selectable Bits in Port 4 PSCR[1] (SError).
3	P3_SEL_BIT_PSCR_O R	R	0h	OR of Selectable Bits in Port 3 PSCR[1] (SError).
2	P2_SEL_BIT_PSCR_O R	R	0h	OR of Selectable Bits in Port 2 PSCR[1] (SError).
1	P1_SEL_BIT_PSCR_O R	R	0h	OR of Selectable Bits in Port 1 PSCR[1] (SError).
0	P0_SEL_BIT_PSCR_O R	R	0h	OR of Selectable Bits in Port 0 PSCR[1] (SError).

# R021h (0400FFFFh) • Error Information Bit Enable

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits															ERR.	INF	D_BI	T_EI	N													
Default Value	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bits	Field Name	Read/ Write	Default Value	Description
31:0	ERR_INFO_BIT_EN	R/W	0400FFFFh	Error Information Bit Enable.
				When this bit is enabled use Error Information (R020h).

Register Description 8-13



# R022h (00000000h) • PHY Event Counter Control

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	보인도 보임 보이는 유명					RS	SVD					_C NT _R	P3 CNT RST	P2 _C NT _R ST	_C NT _R	PO CITIRIT							ı	RSVI	)							PH Y_EV EN T_CN T_EN
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31	H_PORTH_GLBL_CNT	R/W	0h	Host Port Global Counter Reset.
	_RST			<b>0h:</b> No action is taken
				<b>1h:</b> Immediately resets all PHY event counters associated with the device port. After the reset is complete, this bit is cleared to 0h.
30:21	RSVD	R	000h	Reserved.
20	P4_CNT_RST	R/W	0h	Port 4 Global Counter Reset.
				<b>0h:</b> No action is taken.
				<b>1h:</b> Immediately resets all PHY event counters associated with the device port. After the reset is complete, this bit is cleared to 0h.
19	P3_CNT_RST	R/W	0h	Port 3 Global Counter Reset.
				<b>0h:</b> No action is taken.
				<b>1h:</b> Immediately resets all PHY event counters associated with the device port. After the reset is complete, this bit is cleared to 0h.
18	P2_CNT_RST	R/W	0h	Port 2 Global Counter Reset.
				<b>0h:</b> No action is taken.
				<b>1h:</b> Immediately resets all PHY event counters associated with the device port. After the reset is complete, this bit is cleared to 0h.
17	P1_CNT_RST	R/W	0h	Port 1 Global Counter Reset.
				<b>0h:</b> No action is taken.
				<b>1h:</b> Immediately resets all PHY event counters associated with the device port. After the reset is complete, this bit is cleared to 0h.
16	P0_CNT_RST	R/W	0h	Port 0 Global Counter Reset.
				<b>0h:</b> No action is taken.
				<b>1h:</b> Immediately resets all PHY event counters associated with the device port. After the reset is complete, this bit is cleared to 0h.
15:1	RSVD	R/W	0000h	Reserved.
				Do not change the default value.
0	PHY_EVENT_CNT_EN	R/W	0h	PHY Event Counter Enabled.
				Obs. All second second and store second in a second section the six second at
				<b>0h:</b> All event counters stop counting and retain their current value.



# R040h (0000001Fh) • Port Multiplier Revision 1 X Features Support

	Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bits													•	RSVE	)													SP T H Y CN T	STNOFY	SP T_SS C	SHIPERO	SP T_ BI ST
De	efault Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Bits	Field Name	Read/ Write	Default Value	Description
31:5	RSVD	R	0000000h	Reserved.
				Do not change the default value.
4	SPT_PHY_CNT	R	1h	Support PHY Event Counter.
				<b>0h:</b> Does not support PHY event counters.
				<b>1h:</b> Supports PHY event counters.
3	SPT_NOTIFY	R	1h	Support Asynchronous Notification.
				This bit toggles asynchronous set bit device (SDB) notification.
				<b>0h:</b> Does not support SDB notification.
				<b>1h:</b> Supports SDB notification.
2	SPT_SSC	R	1h	Support Dynamic SSC Transmit Enable.
				This bit toggles support for dynamic spread spectrum clock (SSC) transmission.
				<b>0h:</b> Does not support SSC transmit.
				<b>1h:</b> Supports SSC transmit.
1	SPT_PMREQ	R	1h	Support PMREQp.
				<b>0h:</b> Does not support issuing a PMREQp to the host.
				<b>1h:</b> Supports issuing a PMREQp to the host.
0	SPT_BIST	R	1h	Support BIST.
				<b>0h:</b> Does not support BIST.
				<b>1h:</b> Supports BIST.

#### R060h (00000001h) • Port Multiplier 1 X Feature Enable

	-		-,	-							'																					
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits														RS	VD														×5≒×≅	SS CIN	ᅂᄣᄱᇄᄣ	BI ST II, N
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:4	RSVD	R	0000000h	Reserved.
				Do not change the default value.

Register Description 8-15



Bits	Field Name	Read/ Write	Default Value	Description
3	NOTIFY_EN	R/W	0h	Asynchronous Notification Enable.  This bit enables asynchronous set bit device (SDB) notification. <b>0h:</b> Disable
2	SSC_EN	R/W	0h	<ul><li>1h: Enable</li><li>SSC Enable.</li><li>This bit enables dynamic SSC transmitting.</li><li>0h: Disable</li><li>1h: Enable</li></ul>
1	PMREQP_EN	R/W	0h	PMREQ Enable. This bit enables the issuing of PMREQp to the host.  Oh: Disable  1h: Enable
0	BIST_EN	R/W	1h	BIST Support Enable.  Oh: Disable  1h: Enable



# 8.3.2 Vendor-Specific Port Multiplier Control Registers

# R080h (00000000h) • PM Control

•			•																													
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RS	SVD	SE M B M B M B ST T ES T FA IL	SE M E M BI ST TES T FI N	RT _4 _M E M BI ST _T	_4 E M BI ST T ES T_ FI	RT _3 _M E M BI ST _T	RT _3 _M E M BI ST _ES T_	RT _2 _M E M BI	RT _2 _M E M BI ST _T	RT _M E M BI ST T		RT _0 _M E M BI ST T		L M E M BI ST T	PACLISESBYTEL						RS	VD						NOC'ONE	AL L_ DE V_ EN	H OS T_ DE V_ IN V	I2 C_SF EE D_SE L
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29	SEMB_MEMBIST_TES T_FAIL	R	0h	SEMB Memory BIST Test Fail.
28	SEMB_MEMBIST_TES T_FIN	R	0h	SEMB Memory BIST Test Finish.
27	PORT_4_MEMBIST_T EST_FAIL	R	0h	Port 4 Memory BIST Test Fail.
26	PORT_4_MEMBIST_T EST_FIN	R	0h	Port 4 Memory BIST Test Finish.
25	PORT_3_MEMBIST_T EST_FAIL	R	0h	Port 3 Memory BIST Test Fail.
24	PORT_3_MEMBIST_T EST_FIN	R	0h	Port 3 Memory BIST Test Finish.
23	PORT_2_MEMBIST_T EST_FAIL	R	0h	Port 2 Memory BIST Test Fail.
22	PORT_2_MEMBIST_T EST_FIN	R	0h	Port 2 Memory BIST Test Finish.
21	PORT_1_MEMBIST_T EST_FAIL	R	0h	Port 1 Memory BIST Test Fail.
20	PORT_1_MEMBIST_T EST_FIN	R	0h	Port 1 Memory BIST Test Finish.
19	PORT_0_MEMBIST_T EST_FAIL	R	0h	Port 0 Memory BIST Test Fail.
18	PORT_0_MEMBIST_T EST_FIN	R	0h	Port 0 Memory BIST Test Finish.
17	PM_CTL_MEMBIST_T EST_FAIL	R	0h	PM CTL Memory BIST Test Fail.
16	PM_CTL_MEMBIST_T EST_FIN	R	0h	PM CTL Memory BIST Test Finish.
15:4	RSVD	R	000h	Reserved.
3	NOP_COM_EN	R	0h	NOP Command Enable.

Register Description 8-17

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary



Bits	Field Name	Read/ Write	Default Value	Description
2	ALL_DEV_EN	R	0h	All Devices Enable.
1	HOST_DEV_INV	R	0h	Host Device Inversion.
0	I2C_SPEED_SEL	R	0h	I2C Speed Select.

# R081h (00000000h) • Probe Control

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits										RS	VD										PR	OBE E	MOI L	N_S	PRO	OBE E	MOI L	D_S	PRO	OBE I	SIG	SE
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:12	RSVD	R	00000h	Reserved.
11:8	PROBE_MON_SEL	R/W	0h	Probe Monitor Select.
7:4	PROBE_MOD_SEL	R/W	0h	Probe Module Select.
3:0	PROBE_SIG_SEL	R/W	0h	Probe Signal Select.

# R082h (00000000h) • Probe Signal

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits								RS	VD														Р	ROB	E_SI	G						
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:16	RSVD	R	0000h	Reserved.
15:0	PROBE_SIG	R	0000h	Probe Signal.

8-18 Register Description



### R083h (0000003Eh) • PM Lock Control

Bit Position	31	30	29	28	27	7 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	LOK NOT IF YEN														RSVI	o												SR	D2 H F S RE L LOKE	STID > BTIF SIDKEIZ	유민무교육이었	Z D E S O K E Z	Z BNO S d
Default Value	0	0	0	0	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0

Bits	Field Name	Read/ Write	Default Value	Description
31	LOCK_NOTIFY_EN	R/W	0h	Lock Notify Enable.
				When this bit is set to 0, PM lock enable (PM lock control [0]) is set to 1, and some ports are in a locked state, the control port postpones sending SDB until no port is in the lock state.
30:6	RSVD	R	0000000h	Reserved.
5	SET_DEV_BIT_FISRE L_LOCK_EN	R/W	1h	Set Device BIT FIS Release Lock Enable.
4	D2H_FIS_REL_LOCK_ EN	R/W	1h	D2H FIS Release Lock Enable.
3	SET_DEV_BIT_FIS_L OCK_EN	R/W	1h	Set Device BIT FIS Lock Enable.
2	DMA_SETUP_FISLOC K_EN	R/W	1h	DMA Setup FIS Lock Enable.
1	H2D_FIS_LOCK_EN	R/W	1h	H2D FIS Lock Enable.
0	PM_LOCK_EN	R/W	0h	PM Lock Enable.

#### R084h (00000000h) • PM Lock Status

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits													ı	RSVI	)													PMICKYAD	PM	LOC T_		OR
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:5	RSVD	R	0000000h	Reserved.
4	PM_LOCK_VALID	R	0h	PM Lock Valid. When this bit is set to 1, a port is in a locked state.
3:0	PM_LOCK_PORT_ID	R	0h	PM Lock Port ID.

Register Description 8-19



### R086h (00002C2Bh) • SEMB I2C Control

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	F	RSVE	þ	8≥8≥E	SE M ≥ R	SEN	/IB_/ R	ADD		SI	EMB.	_RD_	WR	_DA1	A		RS VD	SEI	P_TV	vow	IRE_ D	SER	IAL_	_AD	RS VD	SEI	MB_	TWO	WIRI DD	E_SE	RIAL	_ <b>A</b>
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0	1	0	1	0	1	1

Bits	Field Name	Read/ Write	Default Value	Description
31:29	RSVD	R	0h	Reserved.
28	SEMB_INTR	R	0h	SEMB Interrupt.
				Refer to the Two-Wire Serial IP specification for more detail.
27	SEMB_WR	R/W	0h	SEMB Register Write.
				SEMB_WR, SEMB_ADDR, and SEMB_RD_WR_DATA signals provide an interface for the software to program the Two-Wire Serial register so that the software can control the interface of Two-Wire Serial.
				Refer to the Two-Wire Serial IP Specification for more detail.
26:24	SEMB_ADDR	R/W	0h	SEMB Register Address.
				Refer to the Two-Wire Serial IP Specification for more detail.
23:16	SEMB_RD_WR_DATA	R/W	00h	SEMB Read Write Data.
				Refer to the Two-Wire Serial IP Specification for more detail.
15	RSVD	R	0h	Reserved.
14:8	SEP_TWOWIRE_SERI AL_ADD	R/W	2Ch	SEP Two-Wire Serial Address.
7	RSVD	R	0h	Reserved.
6:0	SEMB_TWOWIRE_SE RIAL_ADD	R/W	2Bh	SEMB Two-Wire Serial Address.

# R087h (00900000h) • SEMB Time-out Value

•			-																													
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits				RS	VD														SE	MB_	TO_'	/AL										
Default Value	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:24	RSVD	R	00h	Reserved.
23:0	SEMB_TO_VAL	R/W	900000h	SEMB Time-Out Value. SEMB time-out occurs when wait time larger than time-out value times cycle time.



# R089h (00000000h) • PLL Control 1

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RS VD	AN UP	A_G TES EL		G R	A GROUBLY	ANA ROI BG	IP.	PLI	L_TE	ST_ N	МО	PL L_C C_EE SE T_EX T						PLL	_sc	C_FI	REQ	DIV						L SS C G AL	SS C_ M	PL LU SC	SS C_
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31	RSVD	R/W	0h	Reserved.
30:28	ANA_GROUP_TESTS EL	R/W	0h	Analog Group Test Select.
27	ANA_GROUP_GAINX2	R/W	0h	Analog Group Gain x2.
26	ANA_GROUP_BYPAS S	R/W	0h	Analog Group Bypass.
25:24	ANA_GROUP_BG_SE L	R/W	0h	Analog Group BG_SEL.
23:20	PLL_TEST_MON	R/W	0h	PLL Test Monitor.
19	PLL_SCC_RESET_EX T	R/W	0h	PLL SCC Reset Extend.
18:4	PLL_SCC_FREQ_DIV	R/W	0000h	PLL SCC Frequency Divider.
3	PLL_SSC_GAINX2	R/W	0h	PLL SSC Gain x2.
2	PLL_SSC_MODE	R/W	0h	PLL SSC Mode.
1	PLL_PU_SSC	R/W	0h	PLL Power Up SSC.
0	PLL_SSC_EN	R/W	0h	PLL SSC Enable.

# R08Ah (8000003Fh) • PLL Control 2

•			-																													
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	PPLL	RS VD						PL	L_SS	C_R	NG									RS	VD				RS VD	RS VD	SY SC LK _E N	SAADE 4CKEN	SA TA DE 3 CKEN	SADDACKEN	SADE 1 CKEZ	SATDEOCKEN
Default Value	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Bits	Field Name	Read/ Write	Default Value	Description
31	PU_PLL	R/W	1h	Power-Up PLL (Asynchronous Reset).
30	RSVD	R/W	0h	Reserved.
29:16	PLL_SSC_RNG	R/W	0000h	PLL SSC Range.
15:8	RSVD	R	00h	Reserved.
7	RSVD	R	0h	Reserved.
6	RSVD	R	0h	Reserved.

Register Description 8-21



Bits	Field Name	Read/ Write	Default Value	Description
5	SYSCLK_EN	R/W	1h	System Clock Enable.
4	SATA_DEV_4_CLK_E N	R/W	1h	SATA Device 4 Clock Enable.
3	SATA_DEV_3_CLK_E N	R/W	1h	SATA Device 3 Clock Enable.
2	SATA_DEV_2_CLK_E N	R/W	1h	SATA Device 2 Clock Enable.
1	SATA_DEV_1_CLK_E N	R/W	1h	SATA Device 1 Clock Enable.
0	SATA_DEV_0_CLK_E N	R/W	1h	SATA Device 0 Clock Enable.

# R091h (F81E003Ah) • FIFO Size Control

-			-																													
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	FIF	O_SI	ZE_ SEI	THRE	ESH				FIF	o_s	ZE_	THRI	ESH							RS	VD				PM	СТІ	_FIF	O_F I	LOW 1	/_CT	L_TH	IRS
Default Value	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0

Bits	Field Name	Read/ Write	Default Value	Description
31:27	FIFO_SIZE_THRESH_	R/W	1Fh	FIFO Size Threshold Select.
	SEL			Selects the port FIFO size threshold that is to be read or written.
26:16	FIFO_SIZE_THRESH	R/W	01Eh	FIFO Size Threshold.
				For received DATA FIS from all device ports, the PM stores the data in FIFO, then sends the data to the host if the amount of free space in the FIFO is less than the FIFO size threshold.
				<b>0h</b> : 0x32 <b>1h</b> : 1x32
				<b>1FFh:</b> 511x32
15:8	RSVD	R	00h	Reserved.
				Do not change the default value.
7:0	PM_CTL_FIFO_FLOW	R/W	3Ah	PM Control FIFO Flow Control Threshold.
	_CTL_THRSH			For received DATA FIS from all device port, the PM stores the data into FIFO. when FIFO residue is less then this value, notify link layer to send HOLD
				000h: 0 double word
				<b>001h:</b> 1 double word
				3Ah: 58 double word (default)
				Fh: 255 double word

8-22 Register Description



# R092h (00000666h) • Memory Control

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits										RS	VD										M_	ME	SEN 1P_ M_F	MB_ ME RTC	POF 2P_ M_\	MĒ NT	POF 2P_ M_R	ME	ME		PM L_2 ME R1	CT 2P_ M_ TC
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	0	1	1	0

Bits	Field Name	Read/ Write	Default Value	Description
31:12	RSVD	R	00000h	Reserved.
11:10	SEMB_1P_MEM_WTC	R/W	1h	SEMB 1P Memory WTC.
9:8	SEMB_1P_MEM_RTC	R/W	2h	SEMB 1P Memory RTC.
7:6	PORT_2P_MEM_WTC	R/W	1h	Device Port 2P Memory WTC.
5:4	PORT_2P_MEM_RTC	R/W	2h	Device Port 2P Memory RTC.
3:2	PM_CTL_2P_MEM_W TC	R/W	1h	PM Control Port 2P Memory WTC.
1:0	PM_CTL_2P_MEM_RT C	R/W	2h	PM Control Port 2P Memory RTC.

#### R093h (00888888h) • SATA Port PHY Control

•			-																													
Bit Positio	n 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	s			RS	VD				PO RT 4_ PU		RT4_ D_SE		PO RT 3_ PU		RT3 D_S		PO RT 2_ PU		RT2_ D_S		PO RT 1_ PU	POI	RT1_ D_S	EL	PO RT 0_ PU	PO	RT0 D_S	SP	H O T P R P U	T_8	ST_P SPEE SEL	
Default Valu	е 0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:24	RSVD	R	00h	Reserved.
23	PORT4_PU	R/W	1h	Port 4 Power Up.
22:20	PORT4_SPD_SEL	R/W	0h	Port 4 Speed Select.
19	PORT3_PU	R/W	1h	Port3 Power Up.
18:16	PORT3_SPEED_SEL	R/W	0h	Port3 Speed Select.
15	PORT2_PU	R/W	1h	Port2 Power Up.
14:12	PORT2_SPEED_SEL	R/W	0h	Port2 Speed Select.
11	PORT1_PU	R/W	1h	Port 1 Power Up.
10:8	PORT1_SPEED_SEL	R/W	0h	Port 1 Speed Select.
7	PORT0_PU	R/W	1h	Port 0 Power Up.
6:4	PORT0_SPEED_SEL	R/W	0h	Port 0 Speed Select.
3	HOST_PORT_PU	R/W	1h	Host Port Power Up.
2:0	HOST_PORT_SPEED _SEL	R/W	0h	Host Port Speed Select.

Register Description 8-23



### R0A0h (00000000h) • Side Bank Address Register

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	SP IME MCCS	ı	RSVI	Ò	ι	UNIT	SEL	-											N	/IEM	_ADI	o										
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31	SPI_MEM_ACCESS	R/W	0h	Memory Access for SPI.  Oh: Other register access.  1h: Read SPI memory.
30:28	RSVD	R/W	0h	Reserved.  Do not change the default value.
27:24	UNIT_SEL	R/W	0h	Unit Select.  Oh: SPI controller register  1h: UART controller register
23:0	MEM_ADD	R/W	000000h	Address for the Memory or Register.

# R0A1h (00000000h) • Side Bank Data Register

I	Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	Bits		_		_	_	_		_	_		_			SI	DE_I	BANI	K_A(	CCE	SS		_											
ſ	Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:0	SIDE_BANK_ACCESS	R/W	00000000h	Data Register of Side Bank Access.

8-24 Register Description



### 8.3.3 Host Port PHY Event Counter Registers

### R100h (00000000h) • Host Port PHY Event Counter 1

	Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	Bits														P	'HY_	EVE	NT_C	NT_	1													
ſ	Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

[	Default Valu	e 0	0	0	0	0	0	0	0	0	0 0	(	) (	0	0	0	0	0	0	0	(	)	0	0	0	0	0	0	0	0	0	0	0
Bits	Fie	d Na	me	•					ad/ rite		De <sup>*</sup>	fau Ilue		De	scr	ipt	ion																
31:0	PH'	/_EV	'EN	IT_(	CN <sup>-</sup>	T_1		R	/W	(	0000	000	00h	Th	s re	egis	nt C ster alue	cor				th	th	e c	our	ntei	' id	ent	fier	an	d th	е	
														• (	Cou egi:	nte ste	r id r: 3 r Fl por	2-b Ses	it c	our	nte	r, c	cor	ntai	ns	nuı	mb	er c	of si	gna			)2H e

## 8.3.4 General Purpose Input/Output (GPIO) Registers

### R3A0h (00000000h) • GPIO Data Out

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits RSVD																				GPIC	[19:	0]_D	ATA.	OU.	TPUT	•						
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:20	RSVD	R	000h	Reserved.
19:0	GPIO[19:0]_DATA_OU TPUT	R/W	00000h	GPIO[19:0] Data Output.  When GPIO is in output mode, modify this register to control the output value.

### R3A4h (000107C0h) • GPIO Data Out Enable

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	OUNTERPORTY					ı	RSVI	Ò												(	GPIC	)_OU	TPU	Г_ЕМ	N							
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31	OUTPUT_EN_POLARI TY	R	0h	Output Enable Polarity.  Oh: Positive  1h: Negative  GPIO_OUTPUT_EN (R3A4h [19:0]) is reversed.
30:20	RSVD	R	000h	Reserved.

Register Description 8-25

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary



Bits	Field Name	Read/ Write	Default Value	Description
19:0	GPIO_OUTPUT_EN	R/W	107C0h	GPIO Output Enable. GPIO 6, 7, 8, 9, 10, and 16 are enabled by default.

### R3A8h (00000000h) • GPIO Blink Enable

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits					_	RS	VD							GF	PIO[1	9:11	]_BL	INKI	NG_	EN		GPI	0[10	):5]_ 	BLIN S	KING	3_D	GP	10[4	:0]_E G_EI	SLINI N	(IN
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:20	RSVD	R	000h	Reserved.
19:11	GPIO[19:11]_BLINKIN G_EN	R/W	000h	GPIO[19:11] Blinking Enable.  Oh: Disable  1h: Enable
10:5	GPIO[10:5]_BLINKING _DIS	R/W	00h	GPIO[10:5] Blinking Disable.  Oh: Enable  1h: Disable
4:0	GPIO[4:0]_BLINKING_ EN	R/W	00h	GPIO[4:0] Blinking Enable.  Oh: Disable  1h: Enable

### R3ACh (00000000h) • GPIO Data In Polarity

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits						RS	VD											GP	10_0	ATA	LINE	TU'	POL	ARIT	Y_B	IT_M	IAP					
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:20	RSVD	R	000h	Reserved.
19:0	GPIO_DATA_INPUT_P OLARITY_BIT_MAP	R/W	00000h	<ul><li>GPIO Data Input Polarity Bit Map.</li><li>Oh: Positive polarity</li><li>1h: Negative polarity</li></ul>

### R3B0h (00000000h) • GPIO Data In

	Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit Position 31   30   29   28   27   26   25   24   23   22   21   2  Bits RSVD																			G	PIO_	INP	JT_C	ATA	BIT	_MA	P							
	Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:20	RSVD	R	000h	Reserved.
19:0	GPIO_INPUT_DATA_B IT_MAP	R/W	00000h	GPIO Input Data Bit Map.

8-26 Register Description



## R3C4h (2AF624C3h) • GPIO [6] through GPIO [11] Port Source Select

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	VD	GP	IO[1 <sup>-</sup> SF	1]_0 ?C_S	UTPI EL	JT_	GP	IO[10 SR	)]_O  C_S	UTPL EL	JT_	GP	IO[9] R	_OU	TPU L	T_S	GPI	IO[8] R(	_OU	TPU'	T_S	GP	IO[7] R	LOU' C_SE	TPU L	T_S	GPI	IO[6] R	_OU	TPU L	r_ <b>S</b>	
Default Value	0	0	1	0	1	0	1	0	1	1	1	1	0	1	1	0	0	0	1	0	0	1	0	0	1	1	0	0	0	0	1	1

Field Name	Read/ Write	Default Value	Description
RSVD	R	0h	Reserved.
GPIO[11]_OUTPUT_S RC_SEL	R/W	15h	GPIO [11] Output Source Select.  Oh: SATA 0_LINK and SATA 0_ACT or SATA 1_LINK and SATA 1_ACT or SATA 2_LINK and SATA 2_ACT or SATA 3_LINK and SATA 3_ACT or SATA 4_LINK and SATA 4_ACT  1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT  2h: SATA 0_LINK or SATA 2_LINK or SATA 2_LINK or
			SATA 3_LINK or SATA 4_LINK  3h: SATA 0_LINK and SATA 0_ACT  4h: SATA 0_ACT  5h: SATA 0_LINK  6h: SATA 1_LINK and SATA 1_ACT  7h: SATA 1_LINK  9h: SATA 1_LINK  9h: SATA 2_LINK and SATA 2_ACT  Ah: SATA 2_LINK  Ch: SATA 2_LINK  Ch: SATA 3_LINK and SATA3_ACT  Dh: SATA 3_LINK  Fh: SATA 4_LINK  10h: SATA 4_LINK  12h: SATA 4_LINK  13h: SATA 4_LINK
	RSVD GPIO[11]_OUTPUT_S	RSVD R  GPIO[11]_OUTPUT_S R/W	RSVD R 0h  GPIO[11]_OUTPUT_S R/W 15h

Register Description 8-27

**15h:** GPIO\_DATA\_OUT[11]



Bits	Field Name	Read/ Write	Default Value	Description
0.4-00	ODIOMAI OLITRUIT O			ODIO MOI Outrat Ocurs Colort
24:20	GPIO[10]_OUTPUT_S RC_SEL	R/W	0Fh	GPIO [10] Output Source Select.  Oh: SATA 0_LINK and SATA 0_ACT or SATA 1_LINK and SATA 1_ACT or SATA 2_LINK and SATA 2_ACT or SATA 3_LINK and SATA 3_ACT or SATA 4_LINK and SATA 4_ACT
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK
				<b>3h:</b> SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK
				6h: SATA 1_LINK and SATA 1_ACT 7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				<b>10h:</b> SATA 4_ACT
				11h: SATA 4_LINK
				12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK 15h: GPIO_DATA_OUT[10]
				ISII. OHO_DATA_OUT[10]

8-28 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
19:15	GPIO[9]_OUTPUT_SR C_SEL	R/W	0Ch	GPIO [9] Output Source Select.
	O_OLL			<b>0h:</b> SATA 0_LINK and SATA 0_ACT or
				SATA 1_LINK and SATA 1_ACT or SATA 2_LINK and SATA 2_ACT or
				SATA 3_LINK and SATA 3_ACT or
				SATA 4_LINK and SATA 4_ACT
				<b>1h:</b> SATA 0_ACT or
				SATA 1_ACT or
				SATA 2_ACT or
				SATA 3_ACT or SATA 4_ACT
				2h: SATA 0_LINK or
				SATA 1_LINK or
				SATA 2_LINK or
				SATA 3_LINK or
				SATA 4_LINK
				3h: SATA 0_LINK and SATA 0_ACT 4h: SATA 0 ACT
				4h: SATA 0_ACT 5h: SATA 0_LINK
				6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				<b>10h:</b> SATA 4_ACT
				11h: SATA 4_LINK
				12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				<b>15h</b> : GPIO_DATA_OUT[9]



Bits	Field Name	Read/ Write	Default Value	Descri	ption
14:10	GPIO[8]_OUTPUT_SR	R/W	09h	GPIO [	[8] Output Source Select.
	C_SEL			0h: \$	SATA 0_LINK and SATA 0_ACT or SATA 1_LINK and SATA 1_ACT or SATA 2_LINK and SATA 2_ACT or SATA 3_LINK and SATA 3_ACT or SATA 4_LINK and SATA 4_ACT
				1h: \$	SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT
					SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK
					SATA 0_LINK and SATA 0_ACT
					SATA 0_ACT
					SATA 1 LINK and SATA 1 ACT
					SATA 1_LINK and SATA 1_ACT SATA 1_ACT
					SATA 1_ACT SATA 1_LINK
					SATA 1_LINK SATA 2_LINK and SATA 2_ACT
					SATA 2 ACT
					SATA 2_LINK
					SATA 3_LINK and SATA3_ACT
					SATA 3_ACT
				Eh: S	SATA 3_LINK
				Fh: S	SATA 4_LINK and SATA4_ACT
					SATA 4_ACT
				11h: 5	SATA 4_LINK
					SATA H_LINK and SATA H_ACT
					SATA H_ACT
					SATA H_LINK
				15h: (	GPIO_DATA_OUT[8]

8-30 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
9:5	GPIO[7]_OUTPUT_SR C_SEL	R/W	06h	GPIO [7] Output Source Select.  Oh: SATA 0_LINK and SATA 0_ACT or SATA 1_LINK and SATA 1_ACT or SATA 2_LINK and SATA 2_ACT or SATA 3_LINK and SATA 3_ACT or SATA 4_LINK and SATA 4_ACT  1h: SATA 0_ACT or SATA 1 ACT or
				SATA 2_ACT or SATA 3_ACT or SATA 4_ACT
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK
				3h: SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT 5h: SATA 0_LINK
				5h: SATA 0_LINK 6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT
				11h: SATA 4_LINK 12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[7]



Bits	Field Name	Read/ Write	Default Value	escription	
4:0	GPIO[6]_OUTPUT_SR	R/W	03h	PIO [6] Output	Source Select.
	C_SEL			SATA 1_ SATA 2_ SATA 3_	INK and SATA 0_ACT or LINK and SATA 1_ACT or LINK and SATA 2_ACT or LINK and SATA 3_ACT or LINK and SATA 4_ACT
				h: SATA 0_A SATA 1_ SATA 2_ SATA 3_ SATA 4_	_ACT or _ACT or _ACT or
				h: SATA 0_L SATA 1_ SATA 2_ SATA 3_ SATA 4_	LINK or LINK or LINK or LINK
					INK and SATA 0_ACT
				h: SATA 0_A	
				<b>h:</b> SATA 0_LI <b>h:</b> SATA 1 LI	INK NK and SATA 1_ACT
				h: SATA 1_LI	
				<b>h:</b> SATA 1_L	
					INK and SATA 2_ACT
				h: SATA 2_A	
				h: SATA 2_L	INK
				h: SATA 3_L	INK and SATA3_ACT
				h: SATA 3_A	
				h: SATA 3_L	
					INK and SATA4_ACT
				<b>0h:</b> SATA 4_A <b>1h:</b> SATA 4_L	
					INK INK and SATA H_ACT
				<b>3h:</b> SATATI_L <b>3h:</b> SATAH_A	
				<b>4h:</b> SATA H_L	
				<b>5h:</b> GPIO_DA	

### R3C8h (047868C0h) • Power-Control Logic Time-Out Control Register

Bit Position			28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bits		RSVI	)													TIMI	EOU'	T_CI	NTR_	VAL												
Default Value	0	0	0	0	0	1	0	0	0	1	1	1	1	0	0	0	0	1	1	0	1	0	0	0	1	1	0	0	0	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
31:29	RSVD	R	0h	Reserved.
28:0	TIMEOUT_CNTR_VAL	R/W	047868C0h	Time-out Counter Value.
				The time-out counter value based on 25 MHz clock.

8-32 Register Description



## R3D8h (255AD6B5h) • GPIO [0] through GPIO [5] Port Source Select

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits RSVD GPI0[5]_OUTPUT_S GPI0[4]_OUTPUT_S RC_SEL							r_s	GPI	O[3] R(	_OU		T_S	GP	IO[2] R	_OU	TPU L	T_S	GPI		_OU		r_s	GPI	O[0] R(	_OU	TPU L	r_s					
Default Value	0	0	1	0	0	1	0	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1

Defa	ult Value 0 0 1 0 0 1	0 1 0	1 0 1 1	0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1
Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:25	GPIO[5]_OUTPUT_SR	R/W	12h	GPIO [5] Output Source Select.
	C_SEL			<b>0h:</b> SATA0_LINK and SATA0_ACT or
				SATA1_LINK and SATA1_ACT or
				SATA2_LINK and SATA2_ACT or
				SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or
				SATA 1_ACT or
				SATA 2_ACT or
				SATA 3_ACT or
				SATA 4_ACT.
				2h: SATA 0_LINK or
				SATA 2 LINK or
				SATA 2_LINK or SATA 3_LINK or
				SATA 4_LINK.
				3h: SATA 0_LINK and SATA 0_ACT
				<b>4h:</b> SATA 0_ACT
				5h: SATA 0_LINK
				6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK 9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT
				11h: SATA H LINK and SATA H ACT
				12h: SATA H_LINK and SATA H_ACT 13h: SATA H_ACT
				14h: SATA H_LINK
				THE CALL LINE

Register Description 8-33

**15h**: GPIO\_DATA\_OUT[5]



Bits	Field Name	Read/ Write	Default Value	Description
24:20	GPIO[4]_OUTPUT_SR	R/W	15h	GPIO [4] Output Source Select.
	C_SEL			Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				<b>3h:</b> SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK
				6h: SATA 1_LINK and SATA 1_ACT 7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				<b>10h:</b> SATA <b>4_</b> ACT
				11h: SATA 4_LINK
				12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[4]
				16h: Send SDB 1µs pulse output
				17h: EM error

8-34 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
19:15	GPIO[3]_OUTPUT_SR	R/W	15h	GPIO [3] Output Source Select.
	C_SEL			Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				3h: SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK 6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT
				11h: SATA 4_LINK
				12h: SATA H_LINK and SATA H_ACT 13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[3]



Bits	Field Name	Read/ Write	Default Value	Description
44.40	CDIO[0] OUTDUT CD			CDIO (2) Output Course Colort
14:10	GPIO[2]_OUTPUT_SR C_SEL	R/W	15h	GPIO [2] Output Source Select.  Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				<b>3h:</b> SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 1_LINK
				6h: SATA 1_LINK and SATA 1_ACT 7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT
				11h: SATA 4_LINK
				12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[2]

8-36 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
9:5	GPIO[1]_OUTPUT_SR	R/W	15h	GPIO [1] Output Source Select.
	C_SEL			Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				3h: SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK 6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT
				11h: SATA 4_LINK 12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[1]



Bits	Field Name	Read/ Write	Default Value	Description
4:0	GPIO[0]_OUTPUT_SR	R/W	15h	GPIO [0] Output Source Select.
	C_SEL			Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				3h: SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK 6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT 11h: SATA 4_LINK
				12h: SATA 4_LINK 12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[0]

8-38 Register Description



## R3E0h (2A2AD6B5h) • GPIO[12] through GPIO[17] Port Source Select

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RS	SVD	GP	10[1]	7]_D. T	ATA_	OU	GP	IO16 R	~ ~	TPU L	Γ_S	GPI	O[1	5]_D/ T	ATA_	OU	GP	IO[14 SR	I]_0I C_S	UTPI EL		GP	IO[13 SR	3]_O 8C_S	JTPI EL	JT_	GP	IO[1: SF	2]_O C_S	JTP( EL	JT_
Default Value	0	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1

Defau	ult Value 0 0 1 0 1 0	1 0 0	0 1 0 1	0 1 0 1 1 0 1 0 1 0 1 1 0 1 0 1
Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:25	GPIO[17]_DATA_OUT	R/W	15h	GPIO [17] Data Out.
24:20	GPIO16_OUTPUT_SR	R/W	02h	GPIO [16] Output Source Select.
	C_SEL			<ul><li>2h: System alert level output, em error output</li><li>15h: GPIO_DATA_OUT[16]</li></ul>
19:15	GPIO[15]_DATA_OUT	R/W	15h	GPIO [15] Data Out.
14:10	GPIO[14]_OUTPUT_S RC_SEL	R/W	15h	GPIO [14] Output Source Select.  Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or
				SATA4_LINK and SATA4_ACT.  1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				<b>3h:</b> SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK
				6h: SATA 1_LINK and SATA 1_ACT 7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT  10h: SATA 4_ACT
				11h: SATA 4_ACT
				12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[14]

Register Description 8-39

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary



		Read/	Default	
Bits	Field Name	Write	Value	Description
9:5	GPIO[13]_OUTPUT_S	R/W	15h	GPIO [13] Output Source Select.
	RC_SEL			Oh: SATAO_LINK and SATAO_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				3h: SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK 6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT
				11h: SATA 4_LINK
				12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK 15h: GPIO_DATA_OUT[13]
				ISII. GEIO_DATA_OUT[13]

8-40 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
4:0	GPIO[12]_OUTPUT_S	R/W	15h	GPIO [12] Output Source Select.
	RC_SEL			Oh: SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA2_LINK and SATA2_ACT or SATA3_LINK and SATA3_ACT or SATA4_LINK and SATA4_ACT.
				1h: SATA 0_ACT or SATA 1_ACT or SATA 2_ACT or SATA 3_ACT or SATA 4_ACT.
				2h: SATA 0_LINK or SATA 1_LINK or SATA 2_LINK or SATA 3_LINK or SATA 4_LINK.
				3h: SATA 0_LINK and SATA 0_ACT
				4h: SATA 0_ACT
				5h: SATA 0_LINK 6h: SATA 1_LINK and SATA 1_ACT
				7h: SATA 1_ACT
				8h: SATA 1_LINK
				9h: SATA 2_LINK and SATA 2_ACT
				Ah: SATA 2_ACT
				Bh: SATA 2_LINK
				Ch: SATA 3_LINK and SATA3_ACT
				Dh: SATA 3_ACT
				Eh: SATA 3_LINK
				Fh: SATA 4_LINK and SATA4_ACT
				10h: SATA 4_ACT 11h: SATA 4_LINK
				12h: SATA 4_LINK 12h: SATA H_LINK and SATA H_ACT
				13h: SATA H_ACT
				14h: SATA H_LINK
				15h: GPIO_DATA_OUT[12]



### R3E4h (000002B5h) • GPIO[18] through GPIO[19] Port Source Select

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RSVD															GP	0[19	)]_SF	RC_S	EL	GPI	10[18 SR	3]_OI C_S	JTPL EL	<b>JT</b> _							
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	1	0	1	0	1

20.0				
Bits	Field Name	Read/ Write	Default Value	Description
31:10	RSVD	R	000000h	Reserved.
9:5	GPIO[19]_SRC_SEL	R/W	15h	GPIO [19] Source Select.  1h: POW_CTRL_IN  2h: Reserved.
				14h: Reserved. 15h: GPIO_DATA_OUT[19]
4:0	GPIO[18]_OUTPUT_S RC_SEL	R/W	15h	GPIO [18] Output Source Select.  1h: POW_CTRL_OUT  2h: Reserved.
				•
				<ul><li>14h: Reserved.</li><li>15h: GPIO_DATA_OUT[18]</li></ul>

#### R3E8h (00000041h) • Blink Rate Counter Register for SATA4 and Overall Link

•			•									•	_																			
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits		RSVD													CN	TR_	VAL E_S	BLII ATA4	NK_F	RAT	CN	TR_	VAL	BLIN	NK_F	₹AT						
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:12	RSVD	R	00000h	Reserved.
11:6	CNTR_VAL_BLINK_R	R/W	01h	Blink Rate Counter Value for SATA4.
	ATE_SATA4			The counter value for blink rate based on 10 Hz clock for the following:
				• SATA4_ACT
				SATA4_LINK     SATA4_ACT_LINK
				By default the blink period is 100 ms. (10 Hz blink rate)

8-42 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
5:0	CNTR_VAL_BLINK_R ATE	R/W	01h	Blink Rate Counter Value.  The counter value for blink rate based on 10 Hz clock for the following:  SATA0_ACT or SATA1_ACT or SATA2_ACT or SATA4_ACT,  SATA0_LINK or SATA1_LINK or SATA2_LINK or SATA3_LINK or SATA4_LINK,  SATA0_LINK and SATA0_ACT or SATA1_LINK and SATA1_ACT or SATA1_LINK and SATA2_ACT or SATA2_LINK and SATA3_ACT or SATA3_LINK and SATA4_ACT  By default the blink period is 100 ms. (10 Hz blink rate).

### R3ECh (01041041h) • Blink Rate Counter Register for SATA0/1/2/3/H

	•			•										_																			
	Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bits	RS	VD	SA	TAH	_CN	TR_\ RATI	/AL_ E	BLI	SAT	ГА3_	CNT K_F	R_V ATE	AL_E	BLIN	SAT	Γ <b>A2</b> _	CNT K_R	R_V ATE	AL_B	BLIN	SA	TA1_	CNT K_R	R_V ATE	AL_E	BLIN	SA	TA0_	CNT K_R	R_VA ATE	\L_B	LIN
Г	Default Value	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:24	SATAH_CNTR_VAL_B LINK_RATE	R/W	01h	SATAH Blink Rate Counter Value.  The counter value for blink rate based on 10 Hz clock for the following:  SATAH_ACT SATAH_LINK SATAH_ACT_LINK By default the blink period is 100 ms (10 Hz blink rate).
23:18	SATA3_CNTR_VAL_B LINK_RATE	R/W	01h	SATA3 Blink Rate Counter Value.  The counter value for blink rate based on 10 Hz clock for the following:  SATA3_ACT  SATA3_LINK  SATA3_ACT_LINK  By default the blink period is 100 ms (10 Hz blink rate).

Register Description 8-43

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary



Bits	Field Name	Read/ Write	Default Value	Description
17:12	SATA2_CNTR_VAL_B LINK_RATE	R/W	01h	SATA2 Blink Rate Counter Value.  The counter value for blink rate based on 10 Hz clock for the following:  SATA2_ACT SATA2_LINK SATA2_ACT_LINK By default the blink period is 100 ms. (10 Hz blink rate)
11:6	SATA1_CNTR_VAL_B LINK_RATE	R/W	01h	SATA1 Blink Rate Counter Value.  The counter value for blink rate based on 10 Hz clock for the following:  • SATA1_ACT  • SATA1_LINK  • SATA1_ACT_LINK  By default the blink period is 100 ms. (10 Hz blink rate)
5:0	SATA0_CNTR_VAL_B LINK_RATE	R/W	01h	SATA0 Blink Rate Counter Value.  The counter value for blink rate based on 10Hz clock for the following:  SATA0_ACT SATA0_LINK SATA0_ACT_LINK By default the blink period is 100 ms. (10 Hz blink rate)

## R3F0h (01041041h) • Blink Rate Counter Register for GPIO\_OUT[4] through GPIO\_OUT[0]

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RS	VD	GPI		_CN			BLI	GP			TR_\ Rate		BLI	GPI	O[2]		TR_\ RATE		BLI	GPI	O[1] 	_CN NK_I	TR_\ RATE	/AL_	BLI	GPI	[0]O		TR_\ RATE		BLI
Default Value	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:24	GPIO[4]_CNTR_VAL_	R/W	01h	GPIO_OUT[4] Counter Value Blink Rate.
	BLINK_RATE			This field indicates the counter value for GPIO_OUT[4] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
23:18	GPIO[3]_CNTR_VAL_	R/W	01h	GPIO_OUT[3] Counter Value Blink Rate.
	BLINK_RATE			This field indicates the counter value for GPIO_OUT[3] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
17:12	GPIO[2]_CNTR_VAL_	R/W	01h	GPIO_OUT[2] Counter Value Blink Rate.
	BLINK_RATE			This field indicates the counter value for GPIO_OUT[2] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).



Bits	Field Name	Read/ Write	Default Value	Description
11:6	GPIO[1]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[1] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[1] blink rate based on 10Hz clock. By default the blink period is 100ms. (10Hz blink rate).
5:0	GPIO[0]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[0] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[0] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate)

## R3F4h (01041041h) • Blink Rate Counter Register for GPIO\_OUT[9] through GPIO\_OUT[5]

•			•									•	_					_		-	-		_	•		_	_					
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RS	VD	GP	10[9]	_CN NK_I	TR_\ RATI	VAL_ E	BLI	GP			TR_\ RATE		BLI	GPI		_CN			BLI	GP	IO[6]	_CN NK_I	TR_\ RATI	VAL_	BLI	GP	10[5]	LCN NK_I	TR_\ RATE	/AL_	BLI
Default Value	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:24	GPIO[9]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[9] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[9] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
23:18	GPIO[8]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[8] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[8] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
17:12	GPIO[7]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[7] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[7] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
11:6	GPIO[6]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[6] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[6] blink rate based on 10Hz clock. By default the blink period is 100ms. (10Hz blink rate).
5:0	GPIO[5]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[5] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[5] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate)

Register Description 8-45

Copyright © 2015 Marvell
June 12, 2015 Document Classification: Proprietary



## R3F8h (01041041h) • Blink Rate Counter Register for GPIO\_OUT[14] through GPIO\_OUT[10]

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	RS	SVD	GPI	IO[14 I	I]_CI NK_	NTR_ RATI	VAL	BL	GPI			ITR_ RATI		BL	GPI	IO[12	]_CN NK_I	ITR_ RATI	VAL	_BL	GPI	0[11 I	]_CN NK_	NTR_ RATI	VAL	BL	GPI	O[10 I	]_CI NK_	ITR_ RATE	VAL	BL
Default Value	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:24	GPIO[14]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[14] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[14] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
23:18	GPIO[13]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[13] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[13] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
17:12	GPIO[12]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[12] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[12] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
11:6	GPIO[11]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[11] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[11] blink rate based on 10Hz clock. By default the blink period is 100ms. (10Hz blink rate).
5:0	GPIO[10]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[10] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[10] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate)

### R3FCh (01041041h) • Blink Rate Counter Register for GPIO\_OUT[19] through GPIO\_OUT[15]

	Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bits	RS	VD	GPI	O[19	]_CN NK_I	ITR_ RATI		BL	GPI		]_CN NK_I			BL	GPI		]_CN NK_I			BL	GPI			NTR_ RATI		BL	GPI	O[15 I		ITR_ RATE	VAL	BL
Ī	Default Value	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1

Bits	Field Name	Read/ Write	Default Value	Description
31:30	RSVD	R	0h	Reserved.
29:24	GPIO[19]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[19] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[19] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
23:18	GPIO[18]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[18] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[18] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).

8-46 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
17:12	GPIO[17]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[17] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[17] blink rate based on 10 Hz clock. By default the blink period is 100 ms. (10 Hz blink rate).
11:6	GPIO[16]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[16] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[16] blink rate based on 10Hz clock. By default the blink period is 100ms. (10Hz blink rate).
5:0	GPIO[15]_CNTR_VAL_ BLINK_RATE	R/W	01h	GPIO_OUT[15] Counter Value Blink Rate.  This field indicates the counter value for GPIO_OUT[15] blink rate based on 10Hz clock. By default the blink period is 100 ms. (10 Hz blink rate)

### 8.3.5 SATA PHY and Link Registers

This section contains the following subsections:

- Link Registers
- SATA PHY—Low-Power SERDES PHY Registers

### 8.3.5.1 Link Registers

#### R00Eh (00002001h) • PHY Reserved Input Control

Bit Posi	tion	31	30	29	28	27	26	25	24	23	22	21	20	19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bits			•	•	•	•					R	SVD	•				•				•	•	SS C_ EN	TX AM PAD J		•	•	RS	VD			
Default Va	alue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1
Bits	Na	am	е							ead Irite	-	I	Defa Valu			Des	scri	ptic	n														
31:10	R	SV	D						R	R/W		0	000	08h	1	Res	serv	ed.															
																Do	not	cha	ng	e th	ne c	defa	ult	val	ue.								
9	SS	SC	_EI	N					R	R/W			0h	1		Тх	Spr	ead	Sp	ect	trun	n E	nab	le.									
																0h:		Disa	ble														
																1h:	E	nal	ole.														
8	T	X_/	۱M	P_/	۱DJ	J			R	R/W			0h	1		Tra	nsn	nitte	r A	mp	litu	de .	Adjı	ust.									
																For rea			edu	ctic	on ii	n ra	nge	e, a	ddit	iona	al p	owe	er sa	vin	gs c	an	be
7:0	R	sv	D						R	R/W			01	h		Res	serv	ed.															
																Do	not	cha	ng	e th	ne c	defa	ult	val	ue.								

### 8.3.5.2 SATA PHY—Low-Power SERDES PHY Registers

### R8Dh (C958h) • Generation 1 Setting 0

Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	G1_TX _SLEW _CTRL _EN	G1_TX_	SLEW_R. L	ATE_SE	G1_TX _EMPH _EN	C	S1_TX_E	MPH_AMI	P	RSVD		G	1_TX_AN	IP		RSVD
Default Value	1	1	0	0	1	0	0	1	0	1	0	1	1	0	0	0

Bits	Field Name	Read/ Write	Default Value	Description
15	G1_TX_SLEW_CTRL_	R/W	1h	Transmitter Slew Control Enable.
	EN			This setting is used for 1.5 Gbps in SATA.
14:12	G1_TX_SLEW_RATE_	R/W	4h	Transmitter Slew Rate Select.
	SEL			<b>0h:</b> Fastest edge
				7h: Slowest edge
				The difference between the slowest and the fastest setting is about 100 ps.
				This setting is used for 1.5 Gbps in SATA.
11	G1_TX_EMPH_EN	R/W	1h	Transmitter Emphasis Enable.
				This setting is used for 1.5 Gbps in SATA.
10:7	G1_TX_EMPH_AMP	R/W	2h	Transmitter Emphasis Amplitude.
				Approximately 4% per step at the package pin.
				<b>0h</b> : 4%
				1h: 8%
				Ch: 48%
_				Settings Dh - Fh are not supported.
6	RSVD	R/W	1h	Reserved.
				Do not change the default value.
5:1	G1_TX_AMP	R/W	0Ch	Transmitter Amplitude.
				This setting is used for 1.5 Gbps in SATA.
0	RSVD	R/W	0h	Reserved.
				Do not change the default value.

### R8Fh (AA62h) • Generation 2 Setting 0

•	-				_											
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	G2_TX _SLEW _CTRL _EN	G2_TX_	SLEW_R. L	ATE_SE	G2_TX _EMPH _EN	Ó	32_TX_EI	MPH_AMI	P	RSVD		G	2_TX_AN	IP		RSVD
Default Value	1	0	1	0	1	0	1	0	0	1	1	0	0	0	1	0

Bits	Field Name	Read/ Write	Default Value	Description
15	G2_TX_SLEW_CTRL_	R/W	1h	Transmitter Slew Control Enable.
	EN			This setting is used for 3 Gbps in SATA.

8-48 Register Description



Bits	Field Name	Read/ Write	Default Value	Description
14:12	G2_TX_SLEW_RATE_	R/W	2h	Transmitter Slew Rate Select.
	SEL			Oh: Fastest edge
				7h: Slowest edge
				The difference between the slowest and the fastest setting is about 100 ps.
				This setting is used for 3 Gbps in SATA.
11	G2_TX_EMPH_EN	R/W	1h	Transmitter Emphasis Enable.
				This setting is used for 3 Gbps in SATA.
10:7	G2_TX_EMPH_AMP	R/W	4h	Transmitter Emphasis Amplitude.
				Approximately 4% per step at the package pin.
				<b>0h:</b> 4%
				<b>1h:</b> 8%
				<b>Ch:</b> 48%
				Others: Not supported.
6	RSVD	R/W	1h	Reserved.
				Do not change the default value.
5:1	G2_TX_AMP	R/W	11h	Transmitter Amplitude.
				This setting is used for 3 Gbps in SATA.
0	RSVD	R/W	0h	Reserved.
				Do not change the default value.

### R91h (0BEBh) • Generation 3 Setting 0

•	•				_											
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	G3_TX _SLEW _CTRL _EN	G3_TX_	SLEW_R L	ATE_SE	G3_TX _EMPH _EN	(	G3_TX_E	MPH_AMI	P	RSVD		G	3_TX_AN	<b>IP</b>		RSVD
Default Value	0	0	0	0	1	0	1	1	1	1	1	0	1	0	1	1

Bits	Field Name	Read/ Write	Default Value	Description
15	G3_TX_SLEW_CTRL_ EN	R/W	0h	Transmitter Slew Control Enable. This setting is used for 6 Gbps in SATA.
14:12	G3_TX_SLEW_RATE_ SEL	R/W	Oh	Transmitter Slew Rate Select.  Oh: Fastest edge  The difference between the slowest and the fastest setting is about 100 ps  This setting is used for 6 Gbps in SATA.



Bits	Field Name	Read/ Write	Default Value	Description
11	G3_TX_EMPH_EN	R/W	1h	Transmitter Emphasis Enable.
				This setting is used for 6 Gbps in SATA.
10:7	G3_TX_EMPH_AMP	R/W	7h	Transmitter Emphasis Amplitude.
				Approximately 4% per step at the package pin.
				<b>0h:</b> 4%
				<b>1h:</b> 8%
				Ch: 48%
				Settings Dh - Fh are not supported.
6	RSVD	R/W	1h	Reserved.
				Do not change the default value.
5:1	G3_TX_AMP	R/W	15h	Transmitter Amplitude.
				This setting is used for 6 Gbps in SATA.
0	RSVD	R/W	1h	Reserved.
				Do not change the default value.



### 8.3.6 Device Port PHY Event Counter Registers

### R100h (00000000h) • Device Port PHY Event Counter 0

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits													DE	/_PC	RT_	PHY.	EVE	NT_	CNT	R_0												
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

20.00		• • •					ľ	•	•	•	·	٠	٠	•		•	• •		
Bits	Field Name	Read/ Write	Default Value	Descri	iptior	1													
31:0	DEV_PORT_PHY_EVE NT_CNTR_0	R/W	00000000h	Device This re value.					-				tifie	r and	d th	ie c	oun	ter	
				Counte	er ide	ntifie	er: 0	000	2C	00ł	n.								
				Counte non-da R_ERF	ata FI	Ses	to v	vhic	n th										

## R101h (00000000h) • Device Port PHY Event Counter 2

Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits													DE\	/_PC	RT_	PHY.	EVE	ENT_	CNT	R_2												
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
							D	^^	1/	_	\_f	14																				

Delau	it value 0 0 0 0 0 0	0 0 0		
Bits	Field Name	Read/ Write	Default Value	Description
31:0	DEV_PORT_PHY_EVE	R/W	00000000h	Device Port PHY Event Counter 2.
	NT_CNTR_2			This register contains both the identifier and the counter value.
				Counter identifier: 00002C02h.
				Counter: 32-bit counter, contains number of corrupted CRC values that were transmitted to the host.

Register Description 8-51

Copyright © 2015 Marvell

June 12, 2015

Doc No. MV-S109142-00 Rev. A

Document Classification: Proprietary

THIS PAGE LEFT INTENTIONALLY BLANK



9

# **ELECTRICAL SPECIFICATIONS**

This chapter contains the following sections:

- Absolute Maximum Ratings
- Power Requirements
- Recommended/Typical Operating Conditions
- DC Characteristics
- Thermal Data



## 9.1 Absolute Maximum Ratings

The following table describes the 88SM9705 absolute Maximum Ratings:

**Table 9-1 Absolute Maximum Ratings** 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Absolute Digital Power Supply Voltage	$VDD_{ABS}$		-0.5	1.0	1.1	V
Absolute Digital I/O pad Supply Voltage	VDDIO <sub>ABS</sub>		-0.5	3.3	3.63	V
Absolute Analog Power Supply Voltage for Timebase Generators (TBG)	VAA1 <sub>ABS</sub>		-0.5	1.8	1.98	V
Absolute Analog Power Supply Voltage for PHY	VAA2 <sub>ABS</sub>		-0.5	1.8	1.98	V
Absolute Input Voltage	Vin <sub>ABS</sub>		-0.4		vddio + 0.4	V
Absolute Storage Temperature	Tstor <sub>ABS</sub>		-55		85	°C
Absolute Junction Temperature	Tjunc <sub>ABS</sub>				125	°C

# 9.2 Power Requirements

The following table describes the 88SM9705 power requirements.

**Table 9-2 Total Power Dissipation** 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Absolute digital I/O pad power supply	$I_{VDDIO}$			20		mA
Absolute digital power supply	$I_{VDD}$			300		mA
Absolute analog power supply for TBG	I <sub>VAA1</sub>			10		mA
Absolute analog power supply for PHY	I <sub>VAA2</sub>			400		mA



# 9.3 Recommended/Typical Operating Conditions

Table 9-3 Recommended/Typical Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Ambient Operating Temperature			0		70	°C
Junction Operating Temperature			0		125	°C
Operating Digital Power Supply Voltage	VDD <sub>OP</sub>		1.0 - 5%	1.0	1.0 + 5%	V
Operating Digital I/O Pad Supply Voltage	VDDIO <sub>OP</sub>		3.3 - 5%	3.3	3.3 + 5%	V
Operating Analog Power Supply Voltage for TBG	VAA1 <sub>OP</sub>		1.8 - 5%	1.8	1.8 + 5%	V
Operating Analog Power Supply Voltage for PHY	VAA2 <sub>OP</sub>		1.8 - 5%	1.8	1.8 + 5%	V

### 9.4 DC Characteristics

#### **Table 9-4 DC Characteristics**

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Low Voltage	$V_{IL}$		-0.4		0.8	V
Input High Voltage	$V_{IH}$		2.0		VDDIO + 0.4	V
Output Low Voltage	$V_{OL}$	I <sub>OL</sub> =4 mA, VDDP=3.3V	-0.4	0.13	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OL</sub> =-2 mA, VDDP=3.3V	2.4	3.3		V

9-4 DC Characteristics



#### 9.5 Thermal Data

It is recommended to read application note AN-63 Thermal Management for Selected Marvell® Products and the ThetaJC, ThetaJA, and Temperature Calculations White Paper, available from Marvell, before designing a system. These documents describe the basic understanding of thermal management of integrated circuits (ICs) and guidelines to ensure optimal operating conditions for Marvell products.

Table 9-5 provides the thermal data for the 88SM9705. It shows the values for the package thermal parameters for the 84-lead Quad Flat Non-Lead package (QFN 84) mounted on a 4-layer PCB. The simulation was performed according to JEDEC standards.


Table 9-5 Package Thermal Data, 4-Layer PCB\*

Parameter	Definition		Airfle	ow Value	
arameter	Definition	0 m/s	1 m/s	2 m/s	3 m/s
$\theta_{JA}$	Thermal Resistance: Junction to Ambient	28.2 C/W	27.6C/W	26.5 C/W	25.8 C/W
$\theta_{JB}$	Thermal Resistance: Junction to Board	16.70 C/W	_	_	_
$\theta_{JC}$	Thermal Resistance: Junction to Case	14.90 C/W	_	_	_
$\Psi_{JT}$	Thermal Characterization: Junction to Top	0.48	0.78	0.94	1.05
$\Psi_{JB}$	Thermal Characterization: Junction to Board	16.5	16.4	16.3	16.2

<sup>\*</sup> All data is based on parts mounted on a 3" x 4.5", JEDEC 4L PCB.

THIS PAGE LEFT INTENTIONALLY BLANK





Marvell Technology Group www.marvell.com