



ex within Bank	DDR3 Scheme 1: Component/UDIMM/SO DIMM	DDR3 Scheme 2: Component/UDIMM/SO DIMM	DDR3 Scheme 3: RDIMM	DDR3 Scheme 4: RDIMM	DDR3 Scheme 5: LRDIMM	2 CS (4 lanes) for UDIMM/RDIMM/SO-	1 CS for UDIMM/RDIMM/SO-	for UDIMM/RDIMM/SO- DIMM/Component; Supports	CS (3 lanes) for UDIMM/RDIMM/SO-	DDR4 Scheme 5: LRDIMM (4 lanes) (1)	DDR4 Scheme 6: LRDIMM (3 lanes) (1)	LPDDR3 Scheme 1	QDRII/II+ Scheme 1	QDRIV Scheme 1	QDRIV Scheme 2	RLDRAMII Scheme 1	Scheme 1
		1				DIMM/Component (1)		Component and DIMM Ping Pong (1)	DIMM/Component (1)								
47			CK N 1		CK N 1	CK N 1		CK N 1		CK N 1						1	
46			CK 1		CK 1	CK 1		CK 1		CK 1						1	+
	CK N 3							CK N 3		CK N 3						1	+
44	CK_3							CK_3		CK_3							
	CK_N_2							CK_N_2		CK_N_2							
	CK_2							CK_2		CK_2							
	CKE_3		CKE_3			CKE_1		CKE_3		CKE_3							
	CKE_2		CKE_2			ODT_1		CKE_2		CKE_2				PE_N_0			
	ODT_3		ODT_3		RM_1	CS_N_1		ODT_3		A_19				AP_0			
	ODT_2		ODT_2		RM_0			ODT_2		A_18				A_24			
	CS_N_3		CS_N_3		CS_N_3			CS_N_3		CS_N_3			-	A_23	1		
	CS_N_2		CS_N_2		CS_N_2			CS_N_2	L	CS_N_2	l	1	1	A_22	1	4	+
			BA_2	BA_2	BA_2			BG_0 BA 1	BG_0 BA 1	BG_0 BA 1	BG_0	CK_N_3	A_22	A_21	A_21	A_22	BA_2
			BA_1 BA 0	BA_1 BA 0	BA_1 BA_0			BA_1 BA_0	BA_1 BA_0	BA_1 BA_0	BA_1 BA_0	CK_3 CK N 2	A_21 A_20	A_20 A 19	A_20 A_19	A_21 A_20	BA_1 BA 0
	CAS_N_0		CAS_N_0	CAS_N_0	CAS_N_0			A 17	A 17	A_17	A 17	CK_N_2 CK_2	A_20 A_19	A_19 A 18	A_19 A 18	A_20 A_19	A_17
	RAS N 0	RAS N 0	RAS N 0	RAS N 0	RAS N 0			A_17	A_17	A_17	A 16	UN_Z	A_19	A_10	A_10	A_19	A_17
	A 15	A 15	A 15	A 15	A_15			A_15	A_16	A_15	A_16 A 15	CKE_3	A_10	A_17	A_17	A_10	A_15
	A_15 A_14		A_15	A_15	A 14			A_15	A_15	A_13	A 14	CKE 2	A 16	A_15	A_15	A 16	A 14
	A 13		A 13	A 13	A 13			A 13	A 13	A 13	A 13	ODT 3	A 15	A 14	A 14	A 15	A_13
	A_12	A 12	A 12	A 12	A 12			A 12	A 12	A 12	A 12	ODT 2	A 14	A 13	A 13	A 14	A_12
26		7_12	7_12	7012	7	72.12	/	71_12	70.12	7_12	70.12	051_2	7014	7_10	7_10	1,014	70.12
25																1	+-
24																1	+
		A_11	A_11	A_11	A_11	A_11	A_11	A_11	A_11	A_11	A_11		A_13	A_12	A_12	A_13	A_11
22	A_10	A 10	A 10	A 10	A 10	A 10	A 10	A 10	A 10	A 10	A 10		A 12	A 11	A 11	A_12	A 10
	A_9	A_9	A_9	A_9	A_9	A_9	A_9	A_9	A_9	A_9	A_9	A_9	A_11	A_10	A_10	A_11	A_9
20	A_8	A_8	A_8	A_8	A_8	A_8	A_8	A_8	A_8	A_8	A_8	A_8	A_10	A_9	A_9	A_10	A_8
19	A_7	A_7	A_7	A_7	A_7	A_7	A_7	A_7	A_7	A_7	A_7	A_7	A_9	A_8	A_8	A_9	A_7
			A_6	A_6	A_6			A_6	A_6	A_6	A_6	A_6	A_8	A_7	A_7	A_8	A_6
			A_5	A_5	A_5			A_5	A_5	A_5	A_5	A_5	A_7	A_6	A_6	A_7	A_5
			A_4	A_4	A_4			A_4	A_4	A_4	A_4	A_4	A_6	A_5	A_5	A_6	A_4
	A_3		A_3	A_3	A_3			A_3	A_3	A_3	A_3	A_3	A_5	A_4	A_4	A_5	A_3
	A_2		A_2	A_2	A_2			A_2	A_2	A_2	A_2	A_2	A_4	A_3	A_3	A_4	A_2
			A_1	A_1	A_1			A_1	A_1	A_1	A_1	A_1	A_3	A_2	A_2	A_3	A_1
			A_0	A_0	A_0			A_0	A_0	A_0	A_0	A_0	A_2	A_1	A_1	A_2	A_0
			PAR_0	PAR_0	PAR_0			PAR_0	PAR_0	PAR_0	PAR_0	CK_N_1	A_1	A_0	A_0	A_1	REF_N
		CK_1						CS_N_1	CS_N_1	CS_N_1	CS_N_1	CK_1	A_0	AINV_0	AINV_0	A_0	4
	CK_N_0 CK 0		CK_N_0 CK 0	CK_N_0 CK 0	CK_N_0 CK 0			CK_N_0 CK 0	CK_N_0 CK 0	CK_N_0 CK 0	CK_N_0 CK 0	CK_N_0 CK 0		CK_N_0 CK 0	CK_N_0 CK 0	CK_N_0 CK 0	CK_N
	CK_0 CKE 1		CK_0 CKE 1	CK_0 CKE 1	CK_0			CKE 1	CK_0 CKE 1	CK_0	CKE_1	CK_U	RPS_N_0	RWB N 0	RWB N 0	REF N 0	WE_N
	CKE_1 CKE 0		CKE_1	CKE_1 CKE 0	CKE_1			CKE_1	CKE_1	CKE_1	CKE_1	CKE_1	WPS N 0	RWA N 0	RWA N 0	WE N 0	A 20
	ODT 1	ODT_1	ODT 1	ODT_1	ODT_1	CKE_U	C 0	ODT_1		ODT_1	ODT_1	ODT_1	DOFF N 0	LDB N 0	LDB N 0	CS N 0	A_20 A 19
	ODT_1		ODT_0	ODT_0	ODT_0			ODT_0	ODT_0	ODT_0	ODT_0	ODT_0	DUFF_N_0	LDB_N_0	LDB_N_0 LDA_N_0	BA 2	A_19 A_18
	CS N 1	CS N 1	CS N 1	CS N 1	CS N 1			ACT N 0	ACT N 0	ACT N 0	ACT N 0	CS N 1	1	LBK1 N 0	LBK1 N 0	BA 1	CS N
	CS_N_0	CS_N_0	CS_N_0	CS_N_0	CS_N_0	CS_N_0	CS_N_0	CS_N_0	CS_N_0	CS N 0	CS N 0	CS N 0	1	LBK0 N 0	LBK0 N 0	BA 0	CS N
			RESET N 0	RESET N 0	RESET N 0			RESET N 0	RESET N 0	RESET N 0	RESET N 0	CS_N_0	1	RESET N 0	RESET N 0	12/0	RESE
			WE N 0	WE N 0	WE N 0			BG 1	BG 1	BG 1	BG 1	CS N 2		CFG N 0	CFG N 0	+	BA 3

Note:
(1) For DDR4, Altera recommends to assign the ALERT_N pin to the same data group as DQS[0].

