REFERENCE DESIGN

PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82574 ETHERNET CONTROLER

INTEL


LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

REV
2.1 DATE
08-04-2008


SHEET
1


7 6 5 4

PAGE 2 FUNCTIONAL BLOCK DIAGRAM PCIE_3.3V_AUX One of Four PCI_3.3V_MAIN Power Supply Options Bench Power Supplies Edge Conn 82574 **EEPROM** LAN OR Controller FLASH **OPTION** Standard or Low Profile Magnetic Options Surface Mount RJ45 INTEL LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124 SIZE CODE DOCUMENT NUMBER 82574 REFERENCE DESIGN 08-04-2008 2.1





PCIE X1 LANE EDGE CONNECTOR WITH 82574'S CLOCKING, RECV, XMIT AND RESET SIGNAL INTERFACE






82574'S FLASH, EEPROM, XTAL AND LED SIGNAL INTERFACE





2.1

6



PAGE8

JUMPER TABLE

SET_JUMPERS_AS_LISTED_BELOW_TO_GENERATE DESIRED_CONFIGURATION


Jumper Number	Function	To Use Bench supplies	To Use Fully External LDO Supplies	To Use 2 External Power Transistors	To Use 1 External and 1 Internal Power Transistor 1-2	
J1, 2 pin	PCIE 3.3V MAIN	·=	1-2	1-2		
J2, 2 pin	PCIE 3.3V AUX	·=	1-2	1-2	1-2	
J3, 3 pin	3.3V Charge Pump OR 3.3V Buck/Boost	-	1-2 (Select Charge Pump)	2-3 (Select Buck/Boost)	2-3 (Select Buck/Boost)	
J4, 3 pin	LED EEPROM FLASH POWER	1-2 (Select LAN 3.3V)	2-3 (Select 3 3V OR)	2-3 (Select 3 3V OR)	2-3 (Select 3 3V OR)	
J5	PCIe Connector		(=.			
J6, 2 pin	TEST EN	. 	:=:	-	i.e.	
J7, 5 pin	JTAG	≔	·=	·=	:=	
J8, 3 pin	CHARGE PUMP ENABLE	2-3 (Select GND)	1-2 (Select HIGH)	2-3 (Select GND)	2-3 (Select GND)	
J9, 2 pin	3.3V CHARGE PUMP OUT	-	1-2	=	~	
J10, 2 pin	1.9V LDO OUT	=	1-2	=	re re	
J11, 2 pin	1.05V LDO OUT	·	1-2	T .	re re	
J12, 3 pin	BUCK/BOOST ENABLE	2-3 (Select GND)	2-3 (Select GND)	1-2 (Select HIGH)	1-2 (Select HIGH)	
J13, 2 pin	BUCK/BOOST OUT	<u></u>	122	1-2	1-2	
J14, 2 pin	1.05V PNP OUT	禁	100 000	1-2	100 mg/m	
J15, 2 pin	1.05V PNP IN		(C)	1-2	100 100 100	
J16, 2 pin	1.9V PNP OUT	3	\$25 (m)	1-2	1-2	
J17, 2 pin	1.9V PNP IN		(<u>-</u>	1-2	1-2	
J18, 2 pin	CTRL10	1 5	<u></u>	1-2	: <u>.</u>	
J19, 2 pin	CTRL19	i a	<u>.</u>	1-2	1-2	
J20, 2 pin	DIS REG10	1-2	1-2	1-2	:=	
J21, 3 pin	NVMT	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	
J22, 16 pin	NC SI	=		-	-	
J23, 2 pin	DEV OFF N	i=		-	-	
J24, 2 pin	ATEST	:=		-	-	
J25, 2 pin	VDD1p9	(=	.=	-	-	
J26, 3 pin	SMBUS		:=	-	I -	
J27, 4 pin	3.3V Bench Feed	3.3V Bench Feed	:-	-	-	
J28, 4 pin	1.9V Bench Feed	1.9V Bench Feed	-	-	=	
J29, 4 pin	1.05V Bench Feed	1.05V Bench Feed	-	-	-	
J30, 3 pin	Center Tap Feed	:-	-	-	-	
J34, 6 pin	NVM Chip Select	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	


INTEL

LF 21: HI	AN ACCESS DIVISION 11 N.E. 25th AVENUE ILLSBORO, OR 97124	TITLE	82574 REFERENCE	DESIGN	SIZE	CODE DOCUMENT NUMBER	REV 2.1	DATE 08-04-2008	SHEET 8

82574'S 2 EXTERNAL OR 1 EXTERNAL POWER TRANSISTOR OPTIONS 3.3V_OR_BUCK_BOOST LAN_3.3V R36 J12 CONN CONN3 D 1 2 3 1206LF THLF CONN I 68 10.00UH I73 I40 PULL_UP_WHEN 3.3V_OR_BUCK R55 BOOST_ENABLED_ELSE R52 1.0M₁ 5% 1/16W CHIP₂ C85 100 5% 4 I.1 TPS63000 Q2 MMBD914 C77 R44 1100K PULL_DOWN 22UF 1/16W 22UF VOUT 1 ∑ IC \$1/16W 2CHIP 6.3V 6.3V FB 10 8 _{VINA} 20% SOT23LF 0402LF CHIP 0805LF 0402LF 20% X5R 0402LF 0805LF 7 PS/SYNC PGND 3 1266 10.1UF X5R PWRPAD 11 10.1UF 10.1UF 10% 2X7R 0805LF I74 LCCLF 0805LF 0603LF ♦ 0603LF R50 117.40K 1% \$1/16W 2CHIP 0402LF BUCK/BOOST REGULATION CIRCUITRY FOR USE WITH EXTERNAL POWER TRANSISTOR OPTIONS WHEN IMPLEMENTED ON A PCIE CARD WHERE 3.3V OR CIRCUIT IS REQUIRED I86 LAN_3.3V PLACE 0.1UF CAPACITORS CLOSE TO PNP DEVICE PINS PLACE PNP 0.5 INCH FROM THE 82574 THE 1108 PLACE SUFFICIENT COPPER UNDER PNP FOR THERMAL RELIEF C69 10UF 6.3V 20% X5R 2 1 4.7UF 4.7UF $\frac{\perp}{+}$ 6.3V 10% 6.3V R61 4.99K 1 1/10W \$ CHIP 2 X5R X5R 10% 0603LF 0805LF 0603LF 0603LF C80 0603LF I88 3 IC SM LAN_1.9V BCP69T1 4 U7 1 I113 CTRL19 7C1> IN THLF CONN R29 1% 1 1/2W \$ CHIP 2 11% \$1/2W 2CHIP C68 R57_ 1206LF 1206LF 0603LF C53 0603LF C57 0.01UF 50V 10% X7R 0603LF C65 0 1% 1/2W CHIP 0.1UF H → J16 0.1UF 20% X5R 16V 16V ¹ 10% . 10% 1206LF I117 0805LF X7R = X7R 6.3V 10UF LAN_3.3V PLACE 0.1UF CAPACITORS CLOSE TO PNP DEVICE PINS PLACE PNP 0.5 INCH FROM THE 82574 THILF J115 PLACE SUFFICIENT COPPER UNDER PNP FOR THERMAL RELIEF I91 R26 4.99K 1% 1/10W CHIP₂ C32 22UF 6.3V 20% X5R ₂ 14.7UF 6.3V 10% 2X5R 0603LF IC SM BCP69T1 7C1> IN CTRL10 0805LF 0603LF 0603LF 0603LF LAN_1.05V U3 4 I89 C34 C29 THLF CONN R22 01 1% 1/2W & CHIP 2 I95 R30 DNP C18 <u></u>-₩-1206LF 1206LF 0 1% 1/2W CHIP 0603LF C8 С6 C14 THLF O J14 I99 0.01UF 50V 10% X7R 0603LF 20% X5R 20% X5R 0.1UF 1206LF 16V 1 10% X7R I100 0805LF 0805LF 6.3V 10UF 6.3V 10UF INTEL LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124 SIZE CODE DOCUMENT NUMBER REV SHEET DATE 82574 REFERENCE DESIGN 9 2.1 08-04-2008

82574'S BENCH OR ALL EXTERNAL LDO POWER SUPPLY OPTIONS





82574 REFERENCE DESIGN

SIZE

CODE

DOCUMENT NUMBER

REV

2.1

DATE

08-04-2008

SHEET

10

INTEL

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124

