
NOTES: 1. Project Drawing Numbers: Raw PCB Gerber Files PCB Design Files PCB Design Files Assembly Drawing Fab Drawing Schematic Drawing Bill of Materials Schematic Design Files Schematic Design Files Schematic Design Files PCB Layout, Guidelines PCB Layout, Guidelines Assembly Rework 2. 1516 Parts, 84 Library Parts, 1524 Nets, 7856 Pins

Arria 10 FPGA Development Kit



		3	2		1
REV	DATE	PAGES	DESCR	IPTIC	ON
					_

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	37	Power1 A10 VCC ET4040 (2)
2	Clock Diagram	38	Power2 - A10 VCCRAM
3	PCI Express Edge Connector	39	Power2 - A10 VCCR GXB
4	Arria 10 GX Bank 2	40	Blank Page
5	Arria 10 GX Bank 3A-3D	41	Power3 - A10 VCCPT/1.8V
6	Arria 10 GX Bank 3E-3H	42	Power4 - A10 VCCIO 1.8V
7	Arria 10 Configuration	43	Power4 - A10 VCCIO FMCA
8	Arria 10 Clocks	44	Power4 - A10 VCCIO FMCB
9	PLL	45	Power4 - A10 VCCIO MEM
10	PLL2	46	Arria 10 Power
11	Arria 10 XCVR Left (B1)	47	Arria 10 Ground
12	Arria 10 XCVR Right (B4)	48	Decoupling
13	5M2210 System Controller	49	Power-Down Discharge
14	Flash	50	
15	10/100/1000 Ethernet PHY	51	
16	EMI Connector Map	52	
17	External Memory Interface	53	
18	DisplayPort (x4)	54	
19	FMC Port A	55	
20	FMC Port B	56	
21	QSFP	57	
22	SFP+	58	
23	SDI Transmit/Receive	59	
24	User IO	60	
25	On-Board USB Blaster II -1	61	
26	On-Board USB Blaster II -2	62	
27	Power Tree	63	
28	Power Sequence Diagram	64	
29	Voltage & Temperature Sense	65	
30	Power Sequence Control	66	
31	Power - Select Power Input	67	
32	Power - DCin to 3.3V	68	
33	Power - 3.3V & 5.0V		
34	Power - MEM_VDD & 2.5V		
35	Power1 - A10 VCC		
36	Power1 A10 VCC ET4040 (1)		








Copy	Altera Corporation, 101 Innovation Dr., San Jose CA 95134 Copyright (c) 2013, Altera Corporation. All Rights Reserved.						
Title A	rria 10 GX FPGA Develo	opment Kit					
Size B	Document Number 150-0321301-E3	(6XX-44366R)	Rev E3.				


Wednesday, August 10, 2016


Clock Diagram CLK_FPGA_B3_P/N 100M_P/N Si570 Buffer 2:6 348MHz REFCLK4_P/N Si53301/ Si53311 625MHz CLK_FPGA_B2_P/N SMA CLK2 100MHz Default 625MHz Si5338_{CLK} REFCLK1 P/N 100MHz CLK0 **SMA** CLK_125M_P/N Bank 3 *Arrıa* 10 125M -MV_CLK_50-> CLK 50-SL18860 Buffer Bank 2 B2L CLK_EMI_P/N REFCLK SMA P/N REFCLK1 P/N REFCLK_SFP_P/N REFCLK_QSFP_P/N REFCLK_SDI PCIE_OB_REFCLK_P/N Si516/ Si571 PCIE_EDGE 133.33MHz _{CLK3} 644.53125MHz 644.53125MHz 270MHz Altera Corporation, 101 Innovation Dr., San Jose CA 95134 Copyright (c) 2013, Altera Corporation. All Rights Reserved. Title Arria 10 GX FPGA Development Kit Rev E3.1 150-0321301-E3 (6XX-44366R)



































External Memory Interface Connector Map

	DDR4 x72	RLDRAM3 x36	QDR IV x36		
DDR3 x72	(DQS x8	(DQS x8/x9	(DQS x18		HiLo Pir
(DQS x8	Groups)	Groups)	Groups)	HiLo Pin Name	Numbe
				CONFIGO	L6
				CONFIG1	M6
AO	AO	AO	A1	MEM_ADDR_CMD[0]	F1
A1	A1	A1	A2	MEM_ADDR_CMD[1]	H1
A10	A10	A10	A11	MEM_ADDR_CMD[10]	E4
A11	A11	A11	A12	MEM_ADDR_CMD[11]	F4
A12	A12	A12	A13	MEM_ADDR_CMD[12]	G4
A13	A13	A13	A14	MEM_ADDR_CMD[13]	H4
A14	A14	A14	A15	MEM_ADDR_CMD[14]	J4
A15	A15	A15	A16	MEM_ADDR_CMD[15]	K4
BAO	BAO	BAO	A19	MEM_ADDR_CMD[16]	M1
BA1	BA1	BA1	A20	MEM ADDR CMD[17]	M2
BA2	BG0	BA2	A21	MEM_ADDR_CMD[18]	N2
CASn	A17	A17	A18	MEM_ADDR_CMD[19]	L4
A2	A2	A2	A3	MEM_ADDR_CMD[2]	F2
CKEO	CKEO	A20	RWAn	MEM_ADDR_CMD[20]	P5
CKE1	CKE1	WEn	RWBn	MEM_ADDR_CMD[21]	M5
CSnO	CSn0	CSn0	LBKOn	MEM ADDR CMD[22]	P1
CSn1	ACTn	CSn1	LBK1n	MEM_ADDR_CMD[23]	R4
ODTO	ODTO	A18	LDAn	MEM_ADDR_CMD[24]	M4
ODT1	ODT1	A19	LDBn	MEM_ADDR_CMD[25]	R3
RASn	A16	A16	A17	MEM_ADDR_CMD[26]	12
RESETn	RESETn	RESETn	RESETn	MEM_ADDR_CMD[27]	K1
WEn	RG1	RA3	CFGn	MEM_ADDR_CMD[28]	P2
WEII	ALERTn	CSn3	A22	MEM ADDR CMD[29]	N4
A3	A3	A3	A4	MEM_ADDR_CMD[3]	G2
45	CSn1	CSn2	AINV	MEM ADDR CMD[30]	P4
	PAR				N3
A4	A4	REFn	AO	MEM_ADDR_CMD[31]	
4 4 45	A5	A4 A5	A5	MEM_ADDR_CMD[4]	H2
			A6	MEM_ADDR_CMD[5]	J2
A6	A6	A6	A7	MEM_ADDR_CMD[6]	K2
A7	A7	A7	A8	MEM_ADDR_CMD[7]	G3
A8	A8	A8	A9	MEM_ADDR_CMD[8]	J3
A9	A9	A9	A10	MEM_ADDR_CMD[9]	13
CK_NO	CK_NO	CK_N	CK_N	MEM_CLK_N	V2
CK_PO	CK_PO	CK_P	CK_P	MEM_CLK_P	V1
DM0	LDM_n0	5144	DINVA0	MEM_DMA[0]	B10
DM1	UDM_n0	DM1	QVLDA0	MEM_DMA[1]	C4
DM2	LDM_n1		DINVA1	MEM_DMA[2]	B17
DM3	UDM_n1		QVLDA1	MEM_DMA[3]	F17
DM4	LDM_n2	DQ18	DINVB0	MEM_DMB[0]	M 16
DM5	UDM_n2		QVLDB0	MEM_DMB[1]	U16
DM6	LDM_n3	DQ0	DINVB1	MEM_DMB[2]	U11
DM7	UDM_n3		QVLDB1	MEM_DMB[3]	U6
DM8	LDM_n4			MEM_DQ_ADDR_CMD[0]	R6
DQ64	DQ64			MEM_DQ_ADDR_CMD[1]	T1
DQ65	DQ65			MEM_DQ_ADDR_CMD[2]	R2

MEM_DQ_ADDR_CMD[3]

DQ66

DQ66


nai	Memo	ary inte	errace	e Connector	IVI
	DDR4 x72	RLDRAM3 x36			
DDR3 x72	(DQS x8	(DQS x8/x9	(DQS x18		HiLo Pin
(DQS x8	Groups)	Groups)	Groups)	HiLo Pin Name	Number
DQ67	DQ67			MEM_DQ_ADDR_CMD[4]	U2
DQ68	DQ68			MEM_DQ_ADDR_CMD[5]	U3
DQ69	DQ69		AP	MEM_DQ_ADDR_CMD[6]	T4
DQ70	DQ70		A24	MEM_DQ_ADDR_CMD[7]	U4
DQ71	DQ71		A23	MEM_DQ_ADDR_CMD[8]	T5
DQ0	DQ0		DQAO	MEM_DQA[0]	A4
DQ1	DQ1		DQA1	MEM_DQA[1]	B4
DQ10	DQ10	DQ11	DQA9	MEM_DQA[10]	C2
DQ11	DQ11	DQ12	DQA10	MEM_DQA[11]	C3
DQ12	DQ12	DQ13	DQA11	MEM_DQA[12]	E3
DQ13	DQ13	DQ14	DQA12	MEM_DQA[13]	D4
DQ14	DQ14	DQ15	DQA13	MEM_DQA[14]	D1
DQ15	DQ15	DQ16	DQA14	MEM_DQA[15]	D2
DQ16	DQ16	QVLD1	DQA18	MEM_DQA[16]	A12
DQ17	DQ17		DQA19	MEM_DQA[17]	B12
DQ18	DQ18		DQA20	MEM_DQA[18]	B13
DQ19	DQ19		DQA21	MEM_DQA[19]	B14
DQ2	DQ2		DQA2	MEM_DQA[2]	B5
DQ20	DQ20		DQA22	MEM_DQA[20]	C15
DQ21	DQ21		DQA23	MEM_DQA[21]	A16
DQ22	DQ22		DQA24	MEM_DQA[22]	B16
DQ23	DQ23		QKA_N1	MEM_DQA[23]	A18
DQ24	DQ24	DQ27	DQA25	MEM_DQA[24]	C16
DQ25	DQ25	DQ28	DQA26	MEM_DQA[25]	D16
DQ26	DQ26	DQ29	DQA27	MEM_DQA[26]	E16
DQ27	DQ27	DQ30	DQA28	MEM_DQA[27]	F16
DQ28	DQ28	DQ31	DQA29	MEM_DQA[28]	D17
DQ29	DQ29	DQ32	DQA30	MEM_DQA[29]	C18
DQ3	DQ3		DQA3	MEM_DQA[3]	B6
DQ30	DQ30	DQ33	DQA31	MEM_DQA[30]	D18
DQ31	DQ31	DQ34	DQA32	MEM_DQA[31]	E18
		DQ17	DQA15	MEM_DQA[32]	E2
		DQ35	DQA33	MEM_DQA[33]	G16
DQ4	DQ4		DQA4	MEM_DQA[4]	A8
DQ5	DQ5		DQA5	MEM_DQA[5]	B8
DQ6	DQ6		DQA6	MEM_DQA[6]	B9
DQ7	DQ7		QKA_NO	MEM_DQA[7]	A10
DQ8	DQ8	DQ9	DQA7	MEM_DQA[8]	B1
DQ9	DQ9	DQ10	DQA8	MEM_DQA[9]	B2
DQ32	DQ32	DQ19	DQB0	MEM_DQB[0]	H16
DQ33	DQ33	DQ20	DQB1	MEM_DQB[1]	J16
DQ42	DQ42		DQB9	MEM_DQB[10]	P17
DQ43	DQ43		DQB10	MEM_DQB[11]	P18
DQ44	DQ44		DQB11	MEM_DQB[12]	R18
DQ45	DQ45		DQB12	MEM_DQB[13]	T16
DQ46	DQ46		DQB13	MEM_DQB[14]	T17
DQ47	DQ47		DQB14	MEM_DQB[15]	T18
DQ48	DQ48	DQ1	DQB18	MEM_DQB[16]	U 15
	- 4.0	1	- 4020		


	DDR4 x72	RLDRAM3 x36	QDR IV x36			
DDR3 x72	(DQS x8	(DQS x8/x9	(DQS x18		HiLo Pin	
(DQS x8	Groups)	Groups)	Groups)	HiLo Pin Name	Number	
DQ49	DQ49	DQ2	DQB19	MEM_DQB[17]	T14	
DQ50	DQ50	DQ3	DQB20	MEM_DQB[18]	U 14	
DQ51	DQ51	DQ4	DQB21	MEM_DQB[19]	V14	
DQ34	DQ34	DQ21	DQB2	MEM_DQB[2]	K16	
DQ52	DQ52	DQ5	DQB22	MEM_DQB[20]	T13	
DQ53	DQ53	DQ6	DQB23	MEM_DQB[21]	T12	
DQ54	DQ54	DQ7	DQB24	MEM_DQB[22]	U 12	
DQ55	DQ55	DQ8	QKB_N1	MEM_DQB[23]	V12	
DQ56	DQ56		DQB25	MEM_DQB[24]	T10	
DQ57	DQ57		DQB26	MEM_DQB[25]	U 10	
DQ58	DQ58		DQB27	MEM_DQB[26]	V10	
DQ59	DQ59		DQB28	MEM_DQB[27]	T9	
DQ60	DQ60		DQB29	MEM_DQB[28]	T8	
DQ61	DQ61		DQB30	MEM_DQB[29]	U8	
DQ35	DQ35	DQ22	DQB3	MEM_DQB[3]	L16	
DQ62	DQ62		DQB31	MEM_DQB[30]	U7	
DQ63	DQ63		DQB32	MEM_DQB[31]	V6	
			DQB15	MEM_DQB[32]	R16	
			DQB33	MEM DQB[33]	T6	
DQ36	DQ36	DQ23	DQB4	MEM_DQB[4]	H17	
DQ37	DQ37	DQ24	DQB5	MEM_DQB[5]	K17	
DQ38	DQ38	DQ25	DQB6	MEM DQB[6]	K17	
DQ39	DQ39	DQ26	QKB_NO	MEM_DQB[7]	L18	
DQ40	DQ40	QVLDO	DQB7	MEM_DQB[8]	M 17	
DQ41	DQ41	4,120	DQB8	MEM_DQB[9]	N 18	
DQS_N8	DQSL_N4		DQDD	MEM_DQS_ADDR_CMD_N	V5	
DQS_P8	DQSL_P4		PEn	MEM_DQS_ADDR_CMD_P	V4	
DQS_NO	DQSL_N0		DQA17	MEM_DQSA_N[0]	A7	
DQS_N1	DQSU NO	QK1#	DKA_NO	MEM DQSA N[1]	A3	
DQS_N2	DQSL_N1	DK1#	DQA35	MEM_DQSA_N[2]	A15	
DQS_N3	DQSU_N1	QK3#	DKA_N1		G18	
DQS_P0	DQSL_P0	QK5#	DQA16	MEM_DQSA_N[3] MEM_DQSA_P[0]	A6	
DQS_P1	DQSU_P0	QK1	DKA_PO	MEM_DQSA_P[1]	A2	
DQS_P2		DK1	DQA34		A14	
	DQSL_P1 DQSU P1	QK3	-	MEM_DQSA_P[2]	F18	
DQS_P3		-	DKA_P1	MEM_DQSA_P[3]		
DQS_N4	DQSL_N2	QK2#	DQB17	MEM_DQSB_N[0]	J18	
DQS_N5	DQSU_N2	DKO#	DKB_NO	MEM_DQSB_N[1]	V18	
DQS_N6	DQSL_N3	QKO#	DQB35	MEM_DQSB_N[2]	V17	
DQS_N7	DQSU_N3	0.40	DKB_N1	MEM_DQSB_N[3]	V9	
DQS_P4	DQSL_P2	QK2	DQB16	MEM_DQSB_P[0]	H18	
DQS_P5	DQSU_P2	DKO	DKB_P0	MEM_DQSB_P[1]	U 18	
DQS_P6	DQSL_P3	QKO	DQB34	MEM_DQSB_P[2]	V16	
DQS_P7	DQSU_P3		DKB_P1	MEM_DQSB_P[3]	V8	
			QKA_PO	MEM_QKA_P[0]	A11	
			QKA_P1	MEM_QKA_P[1]	B18	
			QKB_P0	MEM_QKB_P[0]	M 18	
		DMO	QKB_P1	MEM_QKB_P[1]	V13	





Altera Corporation, 101 Innovation Dr., San Jose CA 95134
Copyright (c) 2013, Altera Corporation. All Rights Reserved.


Title Arria 10 GX FPGA Development Kit




























Power Tree






	Altera Corporation, 101 Innovation Dr., San Jose CA 95134 Copyright (c) 2013, Altera Corporation. All Rights Reserved.								
	Title Arria 10 GX FPGA Development Kit								
	Size	Document Number					Rev		
®	C	150-0321301-E3	(6XX	-443	66R)		E3.1		
_	Date:	Wednesday, August 10, 2016	Sheet	27	of	49			


Power-On Sequencing (Power-Off is reverse of Power-On)








	Altera Corporation, 101 Innovation Dr., San Jose CA 95134 Copyright (c) 2013, Altera Corporation. All Rights Reserved.									
	Inde Arria 10 GX FPGA Development Kit									
	Size C	Document Number 150-0321301-E3	(6XX-44366R)	Rev E3.						
®	Date:	130-0321301-E3 Wednesday, August 10, 2016	(DAA-44300K) Sheet 28 of 49	Ε3.						






















This page intentionally left blank Altera Corporation, 101 Innovation Dr., San Jose CA 95134 Copyright (c) 2013, Altera Corporation. All Rights Reserved.

Title Arria 10 GX FPGA Development Kit Document Number 150-0321301-E3 Wednesday, August 10, 2016





This page intentionally left blank Altera Corporation, 101 Innovation Dr., San Jose CA 95134
Copyright (c) 2013, Altera Corporation. All Rights Reserved.
Title Arria 10 GX FPGA Development Kit

