

PEX 8619BA-AIC4U4D RDK

Hardware Reference Manual

Version 1.1

November 2009

Website: www.plxtech.com.

Technical Support: www.plxtech.com/support

 $\hbox{@}$ 2009 PLX Technology, Inc. All rights reserved.

PLX Technology, Inc. retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX products.

PLX Technology and the PLX logo are registered trademarks of PLX Technology, Inc.

Other brands and names are the property of their respective owners.

Order Number: PEX 8619AIC-RDK-HRM-1.1

November 19, 2009

PREFACE

NOTICE

This document contains PLX Confidential and Proprietary information. The contents of this document may not be copied nor duplicated in any form, in whole or in part, without prior written consent from PLX Technology, Inc.

PLX provides the information and data included in this document for your benefit, but it is not possible to entirely verify and test all the information, in all circumstances, particularly information relating to non-PLX manufactured products. PLX makes neither warranty nor representation relating to the quality, content, or adequacy of this information. The information in this document is subject to change without notice. Although every effort has been made to ensure the accuracy of this manual, PLX shall not be liable for any errors, incidental, or consequential damages in connection with the furnishing, performance, or use of this manual or examples herein. PLX assumes no responsibility for damage or loss resulting from the use of this manual, for loss or claims by third parties, which may arise through the use of the RDK, or for any damage or loss caused by deletion of data as a result of malfunction or repair.

ABOUT THIS MANUAL

This document describes the PLX PEX 8619BA-AlC4U4D, a Rapid Development Kit, from a hardware perspective. The contents of this document provide an accurate description of all aspects of this RDK board including a description of the major features and components, and details regarding the layout of the printed circuit board such as PCB mechanical outline, PCB stack-up, and component placement. This manual also includes complete schematics and bill of materials.

This Hardware Reference Manual is specific to the PEX 8619BA-AIC4U4D. In the event of a discrepancy between this Hardware Reference Manual and the PEX 8619 Data Book, please be sure to follow the instructions and guidelines as stated in the PEX 8619 Data Book when designing your systems.

REVISION HISTORY

Date	Version	Comments
April 2009	1.0	Hardware Reference Manual initial release.
November 2009	1.1	Updated Schematics and other miscellaneous edits.

REFERENCES

- PLX Technology, Inc, <u>www.plxtech.com</u>
 - PEX 8619 Data Book, Version 1.0
 - PEX 8619 Quick Start Hardware Design Guide, Version 1.0
- PCI Special Interest Group (PCI-SIG), <u>www.pcisig.com</u>
 - o PCI Express Base Specification, Version 2.0
 - PCI Express CEM Specification, Version 2.0
 - PCI Express External Cabling Specification, Version 1.0
- Agilent Technologies, <u>www.agilent.com</u>
 - Agilent Soft Touch Midbus Probe User's Guide. April 2007

CONTENTS

NOTICE	iv
ABOUT THIS MANUAL	iv
REVISION HISTORY	iv
References	iv
1. System Architecture	
2. Hardware Architecture	2
2.1 PCI Express Port Configurations	2
2.1.1 PEX 8619BA-AIC4U4D Port Configurations	3
2.1.2 Additional PEX 8619BA-AIC4U4D Port Configurations Using x4 to x1x1x1x1 Br	reakout
Board(s)	9
2.1.3 Configuration Modules	10
2.1.4 x4 to x1x1x1x1 Breakout Board	
2.2 Direct Memory Access (DMA) Operation	10
2.3 PCI Express Cable Support	11
2.4 Non-Transparent Operation	11
2.5 PCI Express Hot-Plug Circuitry	
2.6 Reference Clock Circuitry	
2.7 Lane Status Indicator LEDs	
2.8 Switches and Jumpers	
2.8.1 SW2 – Port Configuration	
2.8.2 SW3 – Upstream Port Select	
2.8.3 SW1 – Functional Strapping Selection	
2.8.4 SW4 – Non-Transparent Port Select	
2.8.5 SW6 – On-Board Voltage Generation Enable	
2.8.6 SW10 – Hot-Plug Control	
2.8.7 SW8 – Hot-Plug Slot Address	
2.8.8 JP11 – 3.3 Vaux Jumper	
2.9 Power Circuitry	
2.10 Reset Circuit	
2.11 Debug Mode Interface	
2.12 Serial EEPROM Interface	
2.13 JTAG Interface	
2.14 I ² C Interface	18
2.15 FATAL_ERR#, INTA#, PEX_NT_RESET#	
3. Board Layout Information	
3.1 Trace Routing Design Rules	
3.1.1 Trace Width/Spacing Rules	19
3.1.2 Trace Length Matching Rules	
3.1.3 Trace Length Restrictions	
3.2 PCB Stack-up	
A Rill of Materials / Schematics	20

FIGURES

Figure 1. Component Placement for PEX 8619BA-AIC4U4D	1
Figure 2. PCI Express Lane Numbering	
Figure 3. PEX 8619BA-AIC4U4D – x4x4x4x4 Configuration	4
Figure 4. PEX 8619BA-AIC4U4D – x8x4x4 Configuration	
Figure 5. PEX 8619BA-AIC4U4D – x8x8 Configuration	
Figure 6. PEX 8619BA-AIC4U4D – x4x4x4-CABLEx4 Configuration	
Figure 7. PEX 8619BA-AIC4U4D – x8x4-CABLEx4 Configuration	
Figure 8. x8x4x1x1x1 Configuration	
Figure 9. PEX 8619BA-AIC4U4D Reference Clock Block Diagram	12
Figure 10. PEX 8619BA-AIC4U4D Lane Status LEDs	
Figure 11. Hardware Strap Configuration Switches	13
Figure 12. I ² C Interface Footprints	
Figure 13. PEX 8619BA-AIC4U4D Stack-up	
Tables	
Table 1. PEX 8619BA-AIC4U4D Configurations Supported	3
Table 2. PEX 8619BA-AIC4U4D Hardware Configurations	
Table 3. Additional PEX 8619AA-AIC4U4D Port Configurations	9
Table 4. PEX 8619AA-AIC4U4D Additional Hardware Configurations	9
Table 5. Signal Mapping of Debug Signals	

1. System Architecture

The PEX 8619BA-AIC4U4D is a PLX Rapid Development Kit intended primarily for use by PLX customers for silicon evaluation and design reference of the PEX 8619. The form factor is based on the PCI Express Card Electromechanical specification. The board is designed to work by plugging into a PCI Express compliant motherboard via a x8 PCIe card edge connector. Four Configuration Modules are used at two locations to provide the hardwire routing flexibility needed to support the required port configurations that are used on this board. The PEX 8619BA-AIC4U4D board supports non-transparent operation through a PCIe cable. Debug mode is available through two MICTOR connectors and one 2x10 pin header. Figure 1 below shows board layout and placement of major components for the PEX 8619BA-AIC4U4D board.




Figure 1. Component Placement for PEX 8619BA-AIC4U4D

2. Hardware Architecture

2.1 PCI Express Port Configurations

The PEX 8619BA-AIC4U4D supports the PEX 8619 device: a 16-lane, 16-port, non-blocking PCI Express switch, which can support both transparent and non-transparent modes of operation. Section 2.1.1 below describes the port configurations that the PEX 8619BA-AIC4U4D supports, and how these configurations are set-up.

In addition to these configurations, Section 2.1.2 below describes how additional port configurations can be set-up through the use of x4 to x1x1x1x1 breakout boards. These boards may be purchased separately (part name Breakout Board 1111).

The PEX 8619 device lane numbering is shown in Figure 2 below.




Figure 2. PCI Express Lane Numbering

Lanes 8 through 15 pass through an Agilent soft touch midbus probe footprint in order to monitor PCle traffic. Refer to the *Agilent Soft Touch Midbus Probe User's Guide* for further details of the headers. Lanes 0 through 3 are wired directly to card edge connector P1. Lanes 4 through 7 are routed to P1 or J3 by the Configuration Module on the right. Lanes 8 through 11 are routed to J1, J2, or J4 by the Configuration Module on the left. Lanes 12 through 15 are wired directly to J1. The board routing is such that connections to connectors J1 through J4 rely on lane reversal. Only connector P1 does not use lane reversal.

2.1.1 PEX 8619BA-AIC4U4D Port Configurations

The PEX 8619BA-AIC4U4D is designed to support the port configurations shown in Table 1 below.

Table 1. PEX 8619BA-AIC4U4D Configurations Supported

Config	P1	J1	J2	J3	J4
x4x4x4x4 Default Configuration	X4 – Port 0	X4 – Port 3	X4 – Port 1	X4 – Port 2	
x8x4x4	X8 – Port 0	X4 – Port 3	X4 – Port 1		
x8x8	X8 – Port 0	X8 – Port 1			
x4x4x4-Cablex4	X4 – Port 0	X4 – Port 3		X4 – Port 2	X4 – Port 1
x8x4–Cablex4	X8 – Port 0	X4 – Port 3			X4 – Port 1

Table 2, below, describes how the PEX 8619BA-AIC4U4D is hardwire configured to support these five configuration modes, and points to the appropriate Figure showing how the routing occurs.

Table 2. PEX 8619BA-AIC4U4D Hardware Configurations

Config	Left Config Module Used	Right Config Module Used	SW2 Settings	Routing Figure
x4x4x4x4 Default Configuration	-0107	-0108	LHLL	Figure 3
x8x4x4	-0107	-0107	LHHH	Figure 4
x8x8	-0110	-0107	HLLL	Figure 5
x4x4x4-Cablex4	-0111	-0108	LHLL	Figure 6
x8x4-Cablex4	-0111	-0107	LHHH	Figure 7




Figure 3. PEX 8619BA-AIC4U4D - x4x4x4x4 Configuration




Figure 4. PEX 8619BA-AIC4U4D - x8x4x4 Configuration




Figure 5. PEX 8619BA-AIC4U4D - x8x8 Configuration




Figure 6. PEX 8619BA-AIC4U4D - x4x4x4-CABLEx4 Configuration




Figure 7. PEX 8619BA-AIC4U4D – x8x4-CABLEx4 Configuration

2.1.2 Additional PEX 8619BA-AIC4U4D Port Configurations Using x4 to x1x1x1x1 Breakout Board(s)

Through the use of a x4 to x1x1x1x1 Breakout Board (purchased separately, part name Breakout Board 1111), the PEX 8619AA-AIC4U4D can support the additional port configurations shown in Table 3 below.

Table 3. Additional PEX 8619AA-AIC4U4D Port Configurations

Config	P1	J1	J2	J3	J4
x8x4x1x1x1x1	x8 – Port 0	x1x1x1x1 - Ports 15, 13, 11, 3	x4 – Port 1		

Table 4 below describes how the PEX 8619AA-AIC4U4D is hardwire configured to support these three additional configuration modes, and points to the appropriate Figure showing how the routing occurs.

Table 4. PEX 8619AA-AIC4U4D Additional Hardware Configurations

Config	Left Config	Right Config	Number of	SW2	Routing
	Module Used	Module Used	Breakout Boards	Settings	Figure
x8x4x1x1x1x1	-0107	-0107	1	LHHL	Figure 8




Figure 8. x8x4x1x1x1x1 Configuration

2.1.3 Configuration Modules

Two Configuration Modules are used on the board. The configuration modules consist of a 10x20 ball board-to-board high-speed connector, with one half of the connector mounted on the PEX 8619BA-AIC4U4D, and the other half mounted on a small 4-layer PCB that performs the re-mapping. There are no other components. Four different configuration modules are required. A 3-pin interface on the modules communicates their function to the board. The default configuration of the PEX 8619BA-AIC4U4D Rapid Development Kit provides one -0107 and one -0108 configuration module. Additional modules can be purchased separately.

2.1.4 x4 to x1x1x1x1 Breakout Board

The x4 to x1x1x1x1 Breakout Board is a board that can be purchased separately, part name **Breakout Board** 1111. This board takes four lanes from its male card edge connector and routes each lane to its own female slot connector. PCle REFCLK from the male card edge connector goes to a 1:4 fan-out buffer, which is driven to each of the female slot connectors. PERST#, 3.3VAUX, and WAKE# are passed from the card edge connector to each of the female slot connectors.

2.2 Direct Memory Access (DMA) Operation

The PEX 8619 device provides DMA functionality with its internal DMA engine. The DMA engine supports four independent DMA channels and it is implemented as a separate function on the upstream port; making it completely independent from the transparent switch function. The DMA function implements an endpoint

DENTIAL -- kotlin-novator I vtuz vova

configuration header (Type 0) and requires a software driver. The software driver provides access to the DMA internal registers in order to configure, start and monitor DMA transfers. The DMA software driver for the PEX 8619 is included in the Software Development Kit (SDK) available from PLX. Please contact technical support for additional information on the SDK.

2.3 PCI Express Cable Support

The PEX 8619BA-AIC4U4D is meant to demonstrate PCI Express cable usage. The cable connection, J4, is hardware configurable so that it can act as a downstream port. The board adheres to the downstream subsystem requirements as outlined in the <u>PCI Express External Cabling Specification Rev 1.0</u> for a x4 cable, with the following exceptions: none of the optional features are implemented, and CREFCLK is not dual 50 ohm terminated to ground. This means that only the lanes, and CPRSNT#, are implemented. Other side-band signals, such as CREFCLK and CPERST#, are not. The PCI Express cable connection can be used to demonstrate non-transparent operation to an NT host PC, see Section 2.4 for further details.

2.4 Non-Transparent Operation

The PEX 8619BA-AIC4U4D board is capable of routing Lanes 8 through 11 to a x4 PCI Express cable connector, J4. This, in conjunction with a cable adapter board, permits connection to a second computer to demonstrate non-transparent operation. There is a specific power-up sequence that must be followed. The host PC must be powered-up before the NT host PC. If the host PC is running spread-spectrum clocking, then SSC isolation must be enabled. The NT host PC cannot be running spread-spectrum clocking. If it is, then a second PEX 8619BA-AIC4U4D with SSC isolation enabled must be used in place of the cable adapter board in the NT host PC to provide clock isolation. The PEX_NT_RESET signal from the PEX 8619 device is brought out to a test point via.

Note: Please refer to the PEX8619 Errata document for updates on the SSC isolation function.

2.5 PCI Express Hot-Plug Circuitry

The PEX 8619 device supports Hot-Plug through a serial Hot-Plug interface brought out through I²C port 1. Only slot connector J1 supports Hot-Plug. The PEX 8619BA-AIC4U4D supports Hot-Plug to connector J1 via an IO expander IC. The lower 3 bits of the I²C address are pulled low through resistors to give a 7-bit I²C address to the IO expander of 38h. The two power rails to this slot (3.3VDC and 12VDC) are current limited to 5 amps. Hot-Plug control of this slot can be disabled by setting switch SW10-1 to CLOSED (LOW), so that this slot is always on. The MRL# signal is simulated by switch SW10-2. Switch block SW8 sends the Hot-Plug port address to the PEX 8619 device. The INTERLOCK signal from the PEX 8619 device is brought out to a test point via.

2.6 Reference Clock Circuitry

The PEX 8619BA-AIC4U4D has circuitry to support SSC isolation. Refer to the <u>PEX 8619BA Quick Start Hardware Design Guide</u> for details on how spread-spectrum clock isolation is implemented in the PEX 8619 device.

The RefClk from the host PC is brought onto the board via card edge connector P1. This clock is assumed to be spread-spectrum. This clock drives a 1:2 clock fan-out buffer. One of these fan-out clocks goes to the PEX 8619 device's PEX REFCLK input. The other fan-out clock goes to a 2:1 mux. The other input to this mux is from an onboard constant frequency clock generator. The output from this mux drives a 1:4 clock fan-out buffer, such as SpectraLinear's CY28400-2 device. The outputs from this fan-out buffer drive the downstream connectors. From the 1:4 fan-out buffer, one of these clocks is routed to connector J1 and can be enabled/disabled by the serial Hot-Plug circuit. If the Hot-Plug control is disabled, this clock is always enabled. Two of the clocks are routed to connectors J2 and J3 and are always enabled. The fourth clock is routed to a 3-pin header associated with using the midbus soft-touch probe. A second onboard constant frequency clock generator drives the PEX REFCLK CFC input to the PEX 8619 device. Refer to Figure 11 below.




Figure 9. PEX 8619BA-AIC4U4D Reference Clock Block Diagram

The clock into the PEX 8619 device's PEX REFCLK input drives all SerDes when SSC ISOLATION is disabled. In this case the downstream slots must also be driven by this clock. When SSC ISOLATION is disabled, the onboard circuitry turns off the CFC clock into the 2:1 mux, and sets the 2:1 mux to pass the RefClk from P1 to the downstream connectors by way of the 1:4 fan-out buffer.

When using SSC ISOLATION, the clock into the PEX 8619 device's PEX REFCLK input only drives the SerDes for Port 0. In this case Port 0 CAN ONLY BE x4 or x8, and Port 0 must be an upstream port or an NT port. The clock into the PEX 8619 device's PEX REFCLK CFC input drives the remaining SerDes. The downstream slots must also be driven by this constant frequency clock. When SSC ISOLATION is enabled, the on-board circuitry turns off the SSC from the 1:2 fan-out buffer into the 2:1 mux, and sets the 2:1 mux to pass the CFC from the on-board generator to the downstream connectors by way of the 1:4 fan-out buffer.

2.7 Lane Status Indicator LEDs

The status of each PCIe lane can be monitored by a bank of green LEDs driven by the PEX 8619 device's lane status balls. This bank of indicators are grouped in the upper right corner of the RDK board. Blinking indicates Gen 1 speeds, solid indicates Gen 2 speeds. Refer to Figure 12 below.




Figure 10. PEX 8619BA-AIC4U4D Lane Status LEDs

2.8 Switches and Jumpers

The PEX 8619 has a number of strap pins which provide the capability to perform various types of hardware initialization without the use of software. Some strap pins are brought out to DIP switches, including the PORT_CFG strap pins. When the DIP switch is CLOSED, the value is LOW. When the switch is OPEN, the value is HIGH. Other strap pins that are not used in typical situations are strapped using pull-up/pull-down resistors. Strap pins I2C_ADDR[2:0] are pulled low, and STRAP_TESTMODE[3:0] are pulled high, through resistors.




Figure 11. Hardware Strap Configuration Switches

2.8.1 SW2 – Port Configuration




PORTCFG[3:0]	Port Configuration	Default RDK
LHLL	x4x4x4x4	Yes
LHHH	x8x4x4	-
HLLL	x8x8	-
LHHL	x8x4x1x1x1x1	-
All Others	Reserved	-

2.8.2 SW3 – Upstream Port Select




Default is Port 0. Upstream port and NT port cannot be the same port.

2.8.3 SW1 – Functional Strapping Selection



FAST-BRINGUP#	Factory Test Only. Keep HIGH(OPEN)
RSVD17#	Factory Test Only. Keep HIGH(OPEN)
PLL-BYPASS#	Factory Test Only. Keep HIGH(OPEN)
SSC-ISO-EN#	Default is HIGH(OPEN). LOW(CLOSED) Enables spread-spectrum clocking isolation. Refer to Section 2.6 for details.
DEBUG-EN	Default is LOW(CLOSED). HIGH(OPEN) isolates the debug signals from on-board circuitry (Lane Status LEDs, etc.) so they only go to the debug headers. Refer to Section 2.11 for details.
SERDES-EN#	Default is HIGH(OPEN). LOW(CLOSED) Enables SerDes debug mode. If Enabled, DEBUG-EN needs to be HIGH(OPEN).
PROBE-EN#	Default is HIGH(OPEN). LOW(CLOSED) Enables Probe debug mode. If Enabled, DEBUG-EN needs to be HIGH(OPEN).
DEBUG-SEL0	Factory Test Only. Keep HIGH(OPEN)

2.8.4 SW4 – Non-Transparent Port Select



Default is NT Port 1, with Non-Transparent disabled. Upstream port and NT port cannot be the same port. Location 6 on DIP Switch SW4 is unused.

2.8.5 SW6 – On-Board Voltage Generation Enable



Default is all HIGH(OPEN). When LOW(CLOSED), these switches turn off the on-board voltage generation for the PEX 8619 device in order to use external voltage supplies to the PEX 8619 device for voltage margining and current measurement tests.

2.8.6 SW10 – Hot-Plug Control



SHP EN	Default is HIGH(OPEN). When HIGH(OPEN) the PEX 8619 controls the Hot-Plug slot. When LOW(CLOSED) the Hot-Plug slot is always turned on.
MRL#	Default is LOW(CLOSED). This switch mimics the Manual Retention Lever signal.

2.8.7 SW8 – Hot-Plug Slot Address



Default is all LOW(CLOSED). These switches transmit the Hot-Plug slot address back to the PEX 8619 device.

2.8.8 JP11 – 3.3 Vaux Jumper

Default is NOT installed. The PEX 8619BA-AIC4U4D is meant to support WAKE functionality. Therefore, 3.3 Vaux is routed from card edge connector P1 to the downstream slot connectors. However, some slots that the PEX 8619BA-AIC4U4D is plugged into may not support 3.3 Vaux, and some add-in cards require 3.3 Vaux. In this case this jumper is installed to route 3.3 VDC from the card edge connector P1 to 3.3 Vaux of the downstream slot connectors.

2.9 Power Circuitry

The PEX 8619BA-AIC4U4D is an add-in board. Power to the on-board circuitry is derived from PCIe card edge connector P1. Power to the PCIe slot connectors J1, J2, and J3 is from hard disk drive connector P2. A 4-pin, straight mount, HDD power connector is used.

Dedicated power rails supply the 1.0VDC and 2.5VDC voltages to the PEX 8619 device only. This permits accurate current draw measurements when operating in various port configurations and traffic levels. Test points are available to attach external power supplies to provide the 1.0VDC (TP1 for 1.0VDC, TP2 for GND) and 2.5VDC (TP3 for 2.5VDC, TP4 for GND). This permits current draw measurements and voltage margining of the PEX 8619 device voltages. When using external supplies, onboard voltage generators need to be disabled by switch SW6. Bi-color red/green LED indicators are used to indicate when 1.0VDC is within 5%, and 2.5VDC is within 10%.

Power to PCIe slot J1 can be controlled by the Hot-Plug circuit.

2.10 Reset Circuit

The PEX 8619BA-AIC4U4D accepts a PERST# from the host PC via card edge connector P1. This signal is OR'd with a manual reset circuit. The manual reset circuit consists of a pushbutton (SW7, upper left corner) that feeds into a reset timer. The reset timer monitors its power rail and reset input. If the reset input is low or the supply rail is out of range, the reset output is held. Once both conditions no longer exist, the reset output will de-assert after a programmable reset timeout period (capacitor adjustable, default value 128 msec). The OR'd reset signal goes to the PEX 8619 device's PEX_PERST# input pin, and the downstream slots' PERST# connector pins. PERST# to Slot J1 can be controlled by the PEX 8619 device's Hot-Plug interface.

2.11 Debug Mode Interface

The PEX 8619BA-AIC4U4D supports the use of probe mode and SerDes debug mode through two MICTOR connectors and one 2x10 pin header. The MICTORs are high-speed connectors that deliver probe mode signals from the PEX 8619 device. The 2x10 pin header delivers selection signals to the PEX 8619 device. Probe mode signals are multiplexed onto other package balls that, in normal operation, deliver low speed signals for things like lane status. Table 5 provides a description of the signal mapping of the debug signals to the debug mode headers.

Note: Inputs are marked in blue, outputs are marked in red.

Table 5. Signal Mapping of Debug Signals

Ball Name	Probe Mode	SerDes Debug Mode	Connection
STRAP_NT_UPSTRM_PORTSEL2	stn_sel		SW4-pin3
STRAP_DEBUG_SEL0	mod_sel3	ln_sel3	JP7-pin19, JP8-pin7, SW1-pin8
STRAP_UPCFG_TIMER_EN#	mod_sel2	rcvr_dat18	JP7-pin17, JP8-pin9
STRAP_SMBUS_EN#	mod_sel1	ln2_add1	JP7-pin15, JP8-pin11
STRAP_SPARE0#	mod_sel0	In2_add0	JP7-pin11, JP8-pin13
I2C_ADDR2	port_sel3	In_sel0	JP7-pin3, JP8-pin21, R125-pin1
GPIO30	port_sel2	ln_sel2	JP7-pin5, JP8-pin19
GPIO29	port_sel1	ln_sel1	JP7-pin7, JP8-pin17
STRAP_NT_UPSTRM_PORTSEL3	port_sel0		JP7-pin9, JP8-pin15, SW4-pin4
GPIO3	outA_sel3	rx_status0	JP7-pin14, JP8-pin14
GPIO2	outA_sel2		JP7-pin16, JP8-pin12
GPIO1	outA_sel1		JP7-pin18, JP8-pin10
GPIO0	outA_sel0		JP7-pin20, JP8-pin8
I2C_ADDR1	outB_sel3		JP7-pin4, JP8-pin22, R123-pin1
I2C_ADDR0	outB_sel2		JP7-pin6, JP8-pin20, R84-pin1
GPIO5	outB_sel1	rx_status2	JP7-pin10, JP8-pin18
GPIO4	outB_sel0	rx_status1	JP7-pin12, JP8-pin16
STRAP_SPARE1#	ext_trig_in	rcvr_polarity	JP7-pin2, JP8-pin24
PEX_LANE_GOOD15#	prb_outA17	rcvr_dat17	JP9-pin38

Ball Name	Probe Mode	SerDes Debug Mode	Connection
PEX_LANE_GOOD14#	prb_outA16	rcvr_dat16	JP9-pin36
PEX_LANE_GOOD13#	prb_outA15	rcvr_dat15	JP9-pin34
PEX_LANE_GOOD12#	prb_outA14	rcvr_dat14	JP9-pin32
PEX_LANE_GOOD7#	prb_outA13	rcvr_dat13	JP9-pin22
PEX_LANE_GOOD6#	prb_outA12	rcvr_dat12	JP9-pin20
PEX_LANE_GOOD5#	prb_outA11	rcvr_dat11	JP9-pin18
PEX_LANE_GOOD4#	prb_outA10	rcvr_dat10	JP9-pin16
GPIO15	prb_outA9	rcvr_dat9	JP8-pin38
GPIO14	prb_outA8	rcvr_dat8	JP8-pin36
GPIO13	prb_outA7	rcvr_dat7	JP8-pin34
GPIO12	prb_outA6	rcvr_dat6	JP8-pin32
GPIO11	prb_outA5	rcvr_dat5	JP8-pin30
GPIO10	prb_outA4	rcvr_dat4	JP8-pin28
GPIO9	prb_outA3	rcvr_dat3	JP8-pin26
GPIO8	prb_outA2	rcvr_dat2	JP8-pin31
GPIO7	prb_outA1	rcvr_dat1	JP8-pin29
GPIO6	prb_outA0	rcvr_dat0	JP8-pin27
GPIO25	prb_outB17	xmit_dat17	JP9-pin25
GPIO24	prb_outB16	xmit_dat16	JP9-pin23
GPIO23	prb_outB15	xmit_dat15	JP9-pin21
GPIO22	prb_outB14	xmit_dat14	JP9-pin19
GPIO21	prb_outB13	xmit_dat13	JP9-pin17
GPIO20	prb_outB12	xmit_dat12	JP9-pin15
GPIO19	prb_outB11	xmit_dat11	JP9-pin13
GPIO18	prb_outB10	xmit_dat10	JP9-pin11
GPIO17	prb_outB9	xmit_dat9	JP9-pin9
GPIO16	prb_outB8	xmit_dat8	JP9-pin7
PEX_LANE_GOOD11#	prb_outB7	xmit_dat7	JP9-pin30
PEX_LANE_GOOD10#	prb_outB6	xmit_dat6	JP9-pin28
PEX_LANE_GOOD9#	prb_outB5	xmit_dat5	JP9-pin26
PEX_LANE_GOOD8#	prb_outB4	xmit_dat4	JP9-pin24
PEX_LANE_GOOD3#	prb_outB3	xmit_dat3	JP9-pin14
PEX_LANE_GOOD2#	prb_outB2	xmit_dat2	JP9-pin12
PEX_LANE_GOOD1#	prb_outB1	xmit_dat01	JP9-pin10
PEX_LANE_GOOD0#	prb_outB0	xmit_dat0	JP9-pin8
N/C on ball T1	sclk/2	rclk/2	JP8-pin5
STRAP_NT_P2P_EN#	trig_out	trig_out	JP8-pin37
STRAP_SPARE5#		rcvr_dat19	JP8-pin23
GPIO27		xmit_dat19	JP8-pin35
GPIO26		xmit_dat18	JP8-pin33

Due to signal integrity concerns, the probe mode interface is placed near, and directly attached to, the PEX 8619 device. A CPLD provides isolation between the PEX 8619 device and the onboard circuitry that these signals would drive when the PEX 8619 device is in normal operation. When in debug mode, the CPLD blocks these signals from being propagated by setting switch SW1-pin5 (DEBUG-EN) to OPEN (HIGH). Please contact PLX when using the Debug Mode Interface.

2.12 Serial EEPROM Interface

The PEX 8619BA-AIC4U4D provides a socketed Serial EEPROM. The contents of the serial EEPROM can be used to initialize the PEX 8619 device after power-on reset. PLX's Software Development Kit (SDK) can be used to read from or write to the EEPROM.

2.13 JTAG Interface

The PEX 8619BA-AIC4U4D has a dedicated JTAG header (JP2) to the PEX 8619 device. The header provides connections for TDI, TDO, TMS, TCK, TRST# and GND. This connector is right angle and accessible through the bulkhead bracket.

2.14 I²C Interface

The PEX 8619 device provides a two-wire I²C compatible slave mode interface with three bit addressing. Through this out-of-band channel, the users can read, write, and configure the PEX 8619 device internal registers, run internal output probe mode, monitor error counters, and monitor status. There is no "standard" I²C header pin arrangement; therefore, I²C header type and pin assignments are somewhat arbitrary. A 2x2 pin header is used with a silkscreen outline to represent how an Aardvark controller would connect. See Figure 14 below. The upper 4 bits of the 7-bit I²C address have a default value of 0111. The lower 3 bits of the 7-bit I²C address are determined by external pull-up/pull-down resistors. The default I²C address provided by the 8619BA-AIC4U4D is 38h. PLX's Software Development Kit (SDK) can be used to access the PEX 8619 device through the I²C interface.




Figure 12. I²C Interface Footprints

2.15 FATAL_ERR#, INTA#, PEX_NT_RESET#

The PEX 8619 device has a number of chip-specific side band signals that are intended for various uses. The FATAL_ERR# output (legacy SERR# equivalent) is used to indicate that the PEX 8619 device detected a fatal unrecoverable error. The INTA# output is used to be compatible with PCI. The PEX_NT_RESET# output is used to indicate an in-band Reset from an NT host. These three signals are brought out to test point vias, so that a customer can access these pins. The FATAL_ERR# signal also drives a red LED indicator. The INTA# signal also drives a yellow LED indicator.

3. Board Layout Information

3.1 Trace Routing Design Rules

3.1.1 Trace Width/Spacing Rules

There should be at least a 20-mil gap from the outer edge of one pair to the outer edge of another pair. PCI Express pairs are routed on the outer layers as much as possible, other signal traces are routed on outer and inner layers. The differential pairs are routed as loosely coupled pairs, 6-mil width, with 42.5 ohm single ended impedance, 85 ohm differential impedance.

3.1.2 Trace Length Matching Rules

The two traces of a differential pair are length matched within 5-mil. Because the pairs are loosely coupled, only the total length of the two halves need to be closely matched. We don't need to match each segment on a given layer for pairs that route on multiple layers. Differential pairs that form a common link are matched pair-to-pair within 3-inches.

3.1.3 Trace Length Restrictions

Differential pairs being routed from the PEX 8619 device to the slot connectors should not exceed 8-inches in length.

3.2 PCB Stack-up

The PEX 8619 is an 8 layer, 62-mil thick PCB. Refer to Figure 15 below.




Figure 13. PEX 8619BA-AIC4U4D Stack-up

This stack up includes 2 outer routing layers for much of the differential signaling, 2 inner layer signal planes for low speed or static single-ended signals and additional differential signaling, 3 ground planes adjacent to these to provide controlled impedance of the differential signals, and a split power plane to deliver the required voltages. Plane capacitance decoupling of the powers occurs between layers 4 and 5.

4. Bill of Materials / Schematics

Item #	Qty	Man.	Man. Part #	Description	Package Type	Reference	Distributor	Distributor Part #	Part
SURF	ACE M	OUNT COMPONI	ENTS						
1	63	Kemet	C0402C104K8P ACTU	CAP .10UF 10V CERAMIC X5R 0402	SMT, 0402	C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C61, C62, C63, C64, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C104, C110, C111, C115, C116, C121, C127, C132, C135, C141, C143, C144, C145, C146	Digi-Key	399-3027-1- ND	0.1uF
2	8	AVX	TAJC226K020R	CAP TANTALUM 22UF 20V 10% SMD	EIA size C	C33, C34, C35, C36, C37, C38, C39, C40	Digikey	478-1711-1- ND	22uF
3	10	Kemet	C0603C105K8P ACTU	CAP CERAMIC 1.0UF 10V X5R 0603	SMT, 0603	C41, C42, C43, C44, C57, C58, C59, C60, C120, C142	Digi-Key	399-3118-1- ND	1uF
4	28	Panasonic	ECJ- ZEB1E102K	CAP 1000PF 25V CERAMIC X7R 0201	SMT, 0201	C45, C46, C47, C48, C49, C51, C52, C53, C54, C55, C56, C65, C66, C67, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C83	Digi-Key	PCC2130CT- ND	1000pF
5	4	Panasonic	ECJ- 3YB1C106M	CAP 10UF 16V CERAMIC X5R 1206 LOVOLT FOOTPRINT	SMT, 1206, LoVolt	C100, C108, C128, C140	Digi-Key	PCC2227CT- ND	10uF
6	2	Kemet	C0603C105K8P ACTU	CAP CERAMIC 1.0UF 10V X5R 0603, 2 VIA	SMT, 0603, 2via	C101, C109	Digi-Key	399-3118-1- ND	1uF
7	2	Kemet	C1206C226K9P ACTU	CAP 22UF 6.3V CER X5R SMD 1206 LOVOLT FOOTPRINT	SMT, 1206, LoVolt	C102, C103	Digikey	399-3229-1- ND	22uF
8	2	Panasonic	ECJ- 1VB1H473K	CAP .047UF 50V CERAMIC X7R 0603	SMT, 0603	C105, C114	Digi-Key	PCC2286CT- ND	0.047uF
9	2	Panasonic	ECJ- 0EB1E102K	CAP 1000PF 25V CERAMIC 0402 SMD	SMT, 0402	C122, C147	DigiKey	PCC102BQC T-ND	1000pF
10	12	Panasonic	ECJ- 0EB1C103K	CAP 10000PF 16V CERAMIC 0402 SMD	SMT, 0402	C123, C124, C125, C126, C129, C130, C133, C134, C136, C137, C138, C139	DigiKey	PCC103BQC T-ND	0.01uF
11	4	Kemet	C0603C180J5G ACTU	CAP CERAMIC 18PF 50V NP0 0603	SMT, 0603	C148, C149, C150, C151	Digi-Key	399-1052-1- ND	18pF

Item #	Qty	Man.	Man. Part #	Description	Package Type	Reference	Distributor	Distributor Part #	Part
12	29	Lumex	SML- LXT0805GW-TR	LED THIN 565NM GRN DIFF 0805 SMD	SMT, 0805	DS1, DS2, DS3, DS4, DS5, DS6, DS7, DS8, DS9, DS10, DS11, DS12, DS13, DS14, DS15, DS16, DS17, DS18, DS19, DS20, DS22, DS23, DS24, DS25, DS26, DS27, DS28, DS29, DS35	Digi-Key	67-1553-1-ND	Green
13	2	Lumex	SML- LXT0805YW-TR	LED THIN 585NM YEL DIFF 0805 SMD	SMT, 0805	DS30, DS36	Digi-Key	67-1554-1-ND	Yellow
14	2	Lumex	SML- LXT0805SRW- TR	LED THIN660NM SUPRED DIFF0805SMD	SMT, 0805	DS31, DS34	Digi-Key	67-1555-1-ND	Red
15	2	CML Innovative Technologies	CMD15- 22SRUGC/TR8	LED, RED/GREEN HI BRT S TYPE SMD, If=20mA		DS32, DS33	Digi-Key	L6221115CT- ND	LED_BI
16	2	Amp	767054-1	CONN, 38-pin MICTOR, RECPT, STRAIGHT	MICTOR38	JP8, JP9			MICTOR 38 RECEPT
17	1	Molex	87767-0123	PCI Express x16 straddle- mount connector	SMT, 164-pin	J1			PCI_EXP_X1 6_STRADDLE _MNT_CONN
18	1	Molex	75586-0011	Connector, Right-angle receptacle, PCIe x4 Cable	SMT, PCIe x4 Cable	J4	Mouser	538-75586- 0011	PCle x4 Cable
19	2	FCI	84517-101LF	Header, BGA, 10x20, recept, Pb Free	84517	J5,J6			84517-101
20	2	International Rectifier	IRF7470	MOSFET, N-CHAN, 10A, Rds=13 mohm	SO8	Q1, Q2			IRF7470
21	4	ON Semiconductor	MMBT3904LT1	NPN, GPSS, MMBT3904, SOT23		Q3, Q4, Q5, Q6			MMBT3904LT 1
22	7	CTS Resistor Products	742-083-512-J	RESNET, MF, 5.1 KOHM NIL 5%, ISOLATED	742-CTS-RN-8	RN1, RN2, RN3, RN4, RN5, RN7, RN8	Digi-Key	742C083512J CT-ND	5.1K
23	4	Panasonic	ERJ-3EKF1431V	RES 1.43K OHM 1/10W 1% 0603 SMD	SMT, 0603	R1, R2, R3, R4	Digi-Key	P1.43KHCT- ND	1.43K
24	21	Yageo	9C06031A0R00J LHFT	RES 0.0 OHM 1/10W 5% 0603 SMD	SMT, 0603	R5, R6, R8, R9, R10, R14, R15, R77, R97, R98, R99, R106, R108, R177, R179, R135, R140, R142, R159, R164, R167	Digi-Key	311-0.0GCT- ND	0
25	4	Panasonic	ERJ- 3GEYJ102V	RES 1.0K OHM 1/10W 5% 0603 SMD	SMT, 0603	R7, R16, R17, R18	Digi-Key	P1.0KGCT- ND	1K
26	47	Panasonic	ERJ- 3GEYJ512V	RES 5.1K OHM 1/10W 5% 0603 SMD	SMT, 0603	R11, R12, R13, R21, R22, R23, R24, R25, R48, R60, R66, R67, R75, R76, R84, R85, R86, R103, R104, R105, R107, R109, R110, R118, R123, R125, R127, R128, R131, R138, R139, R144, R145, R158, R161, R163, R168, R170, R178, R180, R22, R23, R24, R25, R84, R123, R125	Digi-Key	P5.1KGCT- ND	5.1K

NDA CONFIDENTIAL -- kotlin-novator | vtuz vova

Item #	Qty	Man.	Man. Part #	Description	Package Type	Reference	Distributor	Distributor Part #	Part
27	1	Panasonic	ERJ- 3GEYJ152V	RES, Shunt Select Footprint, 0603	SMT, 0603-2	R19	Digi-Key	P1.5KGCT- ND	1.5K
28	3	Panasonic	ERJ- 3GEYJ103V	RES 10K OHM 1/10W 5% 0603 SMD	SMT, 0603	R20, R30, R31	Digi-Key	P10KGCT-ND	10K
29	4	Panasonic	ERJ-3EKF2261V	RES 2.26K OHM 1/10W 1% 0603 SMD	SMT, 0603	R26, R27, R28, R29	Digi-Key	P2.26KHCT- ND	2.26K
30	35	Panasonic	ERJ- 3GEYJ391V	RES 390 OHM 1/10W 5% 0603 SMD	SMT, 0603	R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R49, R50, R51, R52, R54, R55, R56, R57, R58, R59, R61, R62, R63, R64, R71, R72, R82, R83, R120	Digi-Key	P390GCT-ND	390
31	3	Panasonic	ERJ- 3GEYJ151V	RES 150 OHM 1/10W 5% 0603 SMD	SMT, 0603	R53, R94, R95	Digi-Key	P150GCT-ND	150
32	1	Panasonic	ERJ- 3GEYJ333V	RES 33K OHM 1/10W 5% 0603 SMD	SMT, 0603	R65	Digi-Key	P33KGCT-ND	33K
33	1	Panasonic	ERJ- 3GEYJ273V	RES 27K OHM 1/10W 5% 0603 SMD	SMT, 0603	R68	Digi-Key	P27KGCT-ND	27K
34	1	Panasonic	ERJ-3EKF4001V	RES 4.00K OHM 1/10W 1% 0603 SMD	SMT, 0603	R69	Digi-Key	P4.00KHCT- ND	4.00K
35	2	Panasonic	ERJ-3EKF1001V	RES 1.00K OHM 1/10W 1% 0603 SMD	SMT, 0603	R70, R79	Digi-Key	P1.00KHCT- ND	1.00K
36	1	Panasonic	ERJ-3EKF6811V	RES 6.81K OHM 1/10W 1% 0603 SMD	SMT, 0603	R73	Digi-Key	P6.81KHCT- ND	6.81K
37	1	Panasonic	ERJ-3EKF1432V	RES 14.3K OHM 1/10W 1% 0603 SMD	SMT, 0603	R74	Digi-Key	P14.3KHCT- ND	14.3K
38	1	Panasonic	ERJ-3EKF1501V	RES 1.50K OHM 1/10W 1% 0603 SMD	SMT, 0603	R78	Digi-Key	P1.50KHCT- ND	1.50K
39	1	Panasonic	ERJ-3EKF1212V	RES 12.1K OHM 1/10W 1% 0603 SMD	SMT, 0603	R80	Digi-Key	P12.1KHCT- ND	12.1K
40	1	Panasonic	ERJ-3EKF4531V	RES 4.53K OHM 1/10W 1% 0603 SMD	SMT, 0603	R81	Digi-Key	P4.53KHCT- ND	4.53K
41	1	Panasonic	ERJ- 3GEYJ132V	RES 1.3K OHM 1/10W 5% 0603 SMD	SMT, 0603	R87	DigiKey	P1.3KGCT- ND	1.3K
42	1	Panasonic	ERJ-3EKF2802V	RES 28.0K OHM 1/10W 1% 0603 SMD	SMT, 0603	R88	Digi-Key	P28.0KHCT- ND	28.0K
43	1	Panasonic	ERJ-3EKF4991V	RES 4.99K OHM 1/10W 1% 0603 SMD	SMT, 0603	R89	Digi-Key	P4.99KHCT- ND	4.99K
44	2	Panasonic	ERJ- 3GEYJ330V	RES, CF, 33 OHM, 1/16W, 5%, 0603 SMD	SMT, 0603	R90, R93	Digi-Key	P33GCT-ND	33
45	2	Panasonic	ERJ-3EKF3481V	RES 3.48K OHM 1/10W 1% 0603 SMD	SMT, 0603	R91, R92	Digi-Key	P3.48KHCT- ND	3.48K
46	2	Panasonic	ERJ-3EKF2001V	RES 2.00K OHM 1/10W 1% 0603 SMD	SMT, 0603	R96, R101	Digi-Key	P2.00KHCT- ND	2.00K

Item #	Qty	Man.	Man. Part #	Description	Package Type	Reference	Distributor	Distributor Part #	Part
47	2	TTelectronics	LR2512-01- R020-F	Res. 2W, 0.02 ohm 1%	SMT, 2512	R100, R102	Mouser	66-LR2512- 01-R040-F	0.02
48	1	Panasonic	ERJ- 3GEYJ152V	RES 1.5K OHM 1/10W 5% 0603 SMD	SMT, 0603	R111	Digi-Key	P1.5KGCT- ND	1.5K
49	3	Yageo	9C08052A0R00J LHFT	RES 0.0 OHM 1/8W 5% 0805 SMD	SMT, 0805	R114, R149, DS21	Digi-Key	311-0.0ACT- ND	0
50	16	Panasonic	ERJ- 1GEF49R9C	RES 49.9 OHM 1/20W 1% 0201 SMD	SMT, 0201	R115, R116, R119, R121, R136, R137, R146, R147, R152, R153, R156, R157, R166, R169, R174, R175	Digi-Key	P49.9ABCT- ND	49.9
51	2	Panasonic	ERJ- 3GEYJ272V	RES 2.7K OHM 1/10W 5% 0603 SMD	SMT, 0603	R117, R122	Digi-Key	P2.7KGCT- ND	2.7K
52	2	Panasonic	ERJ- 2RKF4750X	RES 475 OHM 1/16W 1% 0402 SMD	SMT, 0402	R129, R182	Digi-Key	P475LCT-ND	475
53	12	Panasonic	ERJ- 1GEF33R2C	RES 33.2 OHM 1/20W 1% 0201 SMD	SMT, 0201	R130, R133, R141, R143, R150, R151, R154, R155, R160, R162, R172, R173	Digi-Key	P33.2ABCT- ND	33.2
54	2	Panasonic	ERJ-3EKF4750V	RES 475 OHM 1/16W 1% 0603 SMD	SMT, 0603	R148, R171	Digi-Key	P475HCT-ND	475
55	4	Panasonic	ERJ- 2RKF33R2X	RES 33.2 OHM 1/16W 1% 0402 SMD	SMT, 0402	R185, R186, R189, R190	Digi-Key	P33.2LCT-ND	33.2
56	2	Omron	B3S-1002	SWITCH TACT 6MM SMD MOM 230GF		SW7, SW9	Digikey	SW416-ND	B3S-1002
57	1	PLX Technology	PEX8619- BA50BCG	IC, PCI Express Switch, Gen 2, 16 Lane, DMA		U1			PEX 8619
58	1	Maxim	MAX6658	IC, Temperature Sensor, SMBus-Compatible, SO8	SO8	U3			MAX6658
59	1	Lattice	LCMXO256C- 3TN100C	IC, CPLD	TQFP100	U4			LCMXO256C- 3TN100C
60	2	Belfuse	S7AH-08E1A00	IC, Non-iso DC/DC converter, 12V-to-1V @ 8A	SMT, 7-pin Belfuse	U5, U10			S7AH- 08E1A00
61	1	Maxim	MAX8556ETE	IC, V-REG, 4 A, ADJ, Enable, POK	Thin QFN16	U6			MAX8556
62	1	Intersil	ISL6132IR	IC, MULTI-VOLTAGE SUPERVISOR	L24.4x4	U7			ISL6132
63	1	Maxim	MAX6412UK29- T	IC, Reset controller, 2.9V threshold, Adj. reset timeout	SOT23-5	U8			MAX6412
64	1	Fairchild	NC7SZ08P5X	IC, AND Gate, Tpd=15nsec, 24mA	SC70-5	U9			NC7SZ08
65	1	TI	TPS2311IPW	IC, DUAL HOT SWAP CONTROLLER	TSSOP20	U11			TPS2311
66	1	Maxim	MAX7311AUG	IC, 2-WIRE, 16-BIT IO EXPANDER	TSSOP24	U12			MAX7311AU G

Item #	Qty	Man.	Man. Part #	Description	Package Type	Reference	Distributor	Distributor Part #	Part
67	2	SpectraLinear	CY28400OXC-2	IC, 1:4 100MHz Differential Clock Fanout	SSOP28	U16, U18			CY28400-2
68	1	Maxim	MAX4906	IC, Bus Switch, Dual SPDT, Ron=4 ohm typ, BW=1.0 GHz, Con=4pF typ	uDFN10	U17			MAX4906
69	2	Fairchild	NC7SZ04P5X	IC, NOT GATE	SC70-5	U19, U22			NC7SZ04P5X
70	2	On Semiconductor	NB3N3002D	IC, Crystal-to-HCSL Clock Generator, OE	TSSOP16	U23, U24			NB3N3002
THRO	UGH-H	OLE COMPONE					•	1	
100	4	Vishay	94SP187X0016 EBP	CAP, Oscon, 180uF, 16V	E case	C98, C99, C106, C107			180uF
101	1	Tyco Electronics Amp	5103310-1	CONN HEADER LOPRO R/A 10POS 15AU	0.1" 2x5 RA	JP2	Digi-Key	A33179-ND	JTAG Header
102	2	3M	929710-10-02	CONN HEADER .100 DUAL STR 4POS	0.1" 2x2	JP3,JP4	Digi-Key	929710-10- 02-ND	HEADER 2X2
103	1	ЗМ	929400-01-36	HEADER, Lattice Programming, 1x8 VERTICAL, .1in THRU- HOLE	0.1" 1x8	JP6	Digi-Key	929400-01- 36-ND	Lattice JTAG
104	1	3M	929710-10-10	CONN HEADER LOPRO STR 20POS 15AU	0.1" 2x10	JP7	Digikey	929710-10- 10-ND	PRB MODE INPUT HEADER
105	1	3M	929400-01-36	HEADER, 1x2 VERTICAL, .1in THRU- HOLE	SIP-2	JP11	DigiKey	929400-01- 36-ND	JUMPER
106	2	Molex	87715-3302	PCI Express x16 Through- hole connector	TH, 164-pin	J2,J3			PCI_EXP_X1 6_FEMALE_C ONN
107	1	Molex	74540-0400	Guide house, for 4x link PCIe external cable connector	TH, PCIe x4 Cable	J4	Mouser	538-74540- 0400	
108	1	Molex	15-24-4449	Header, HD 4-pin, straight		P2	Arrow		IDE4_HEADE R
109	1	Grayhill	76SB08T	SWITCH 8POS DIP EXT ROCK UNSEALD	DIP16	SW1	Digi-Key	GH7177-ND	SW DIP-8
110	3	Grayhill	76SB04T	SWITCH 4POS DIP EXT ROCK UNSEALD	DIP8	SW2, SW3, SW8	Digi-Key	GH7170-ND	SW DIP-4
111	1	Grayhill	76SB06T	SWITCH DIP EXT RCKR UNSEALD 6POS	DIP12	SW4	Digi-Key	GH7174-ND	SW DIP-6
112	2	Grayhill	76SB02T	SWITCH DIP EXT ROCKER 2POS TH	DIP4	SW6, SW10	Digi-Key	GH7115-ND	SW DIP-2
113	1	Mill-Max	210-93-308-41- 001000	Socket, EEPROM, DIP8, Thru-hole	DIP8	U2	Digi-Key	ED60000-ND	AT25128A
114	2	Citizen	HC49US25.000 MABJ-UB	CRYSTAL 25.000 MHZ HC49/US	2-pin thru-hole	Y1, Y2			25MHz
115	4	Components Corporation	TP-101-10-T	Test Point Post		TP1, TP2, TP3, TP4			TP-101-10-T

Item #	Qty	Man.	Man. Part #	Description	Package Type	Reference	Distributor	Distributor Part #	Part
MANU	JALLY	INSERTED COMP	PONENTS						
200	1	Atmel	AT25128A-10PI- 2.7	IC SRL EE 128K 2.7V 8DIP	DIP-8	U2	Digi-Key	AT25128A- 10PI-2.7-ND	AT25128A
201	1	PLX Technology	91-0107-000-A	CONFIGURATION MODULE, A3-to-B3		J5			0107
202	1	PLX Technology	91-0108-000-A	CONFIGURATION MODULE, A3-to-A2		J6			0108
203	1	Amp	881545-2	SHUNT LP W/HANDLE 2 POS 30AU		JP11	Digi-Key	A26242-ND	
MISCE	LLAN	EOUS COMPONE	NTS						
300	1	Keystone Electronics	9203	Modified PCI bracket			Mouser	534-9203	
301	1	Building Fasteners	PMSSS 440 0025 PH	Phillips Panhead screw, 4- 40 thread, 0.25"			Digi-Key	H703-ND	
302	1	PLX Technology	90-0101-000-A	PCIe 16 LANE SWITCH RDK PCB, GEN2, Rev 000					
PART	S SHO	ULD NOT BE ASS	SEMBLED						
	1	Agilent	E5387-68701	Header, Midbus LAI Probe Shroud	PCIe MIDBUS	JP1			Midbus LAI
	1	Yageo	9C06031A0R00J LHFT	RES 0.0 OHM 1/10W 5% 0603 SMD	SMT, 0603	R165	Digi-Key	311-0.0GCT- ND	0
	4	Panasonic	ERJ- 2RKF33R2X	RES 33.2 OHM 1/16W 1% 0402 SMD	SMT, 0402	R183, R184, R187, R188	Digi-Key	P33.2LCT-ND	33.2
	2	Maxim	DS4100H+	IC, HCSL Oscillator, 100 MHz	LCCC10	U20,U21			DS4100H
	2	Kemet	C0402C104K8P ACTU	CAP .10UF 10V CERAMIC X5R 0402	SMT, 0402	C112, C113	Digi-Key	399-3027-1- ND	0.1uF
	1	Samtec	TMS-103-02-S-S	HEADER, RefClk, 3-pin, 0.05"	TMS-103-02-S-S	JP10			TMS-103-02- S-S
SECO	ND SO	URCE / ALTERNA	ATIVE PARTS				•	•	
	2	On Semiconductor	NB3N5573D	IC, Crystal-to-HCSL Clock Generator, OE, Dual	TSSOP16	U23, U24			NB3N5573
	1	Maxim	MAX8557ETE	IC, V-REG, 4 A, ADJ, Enable, POR	Thin QFN16	U6			MAX8557

