## **Freescale Semiconductor**

## **Application Note**

Document Number: AN2077 Rev. 2, 10/2006

# Design Checklist for Freescale PowerPC™ Processors

by Gary Milliorn CPD Applications Freescale Semiconductor, Inc. Austin, TX

This application note describes the generally recommended connections for new designs based on Freescale PowerPC<sup>TM</sup> processors, as well as integrated embedded processors and the system controller logic for them. These devices include the following:

- MPC603, MPC603e, MPC603ev
- MPC740, MPC745, MPC750, MPC755
- MPC7400, MPC7410
- MPC7441, MPC7445, MPC7447,
- MPC7450, MPC7451, MPC7455, MPC7457
- MPC8240, MPC8241, MPC8245

The design checklist can apply to future bus- or footprint-compatible processors. It also serves as a useful guide to debugging a newly-designed system because it highlights areas of a design that merit special attention during initial system startup.

To locate published errata or updates for this document, refer to the web site listed on the back cover of this document.

#### Contents

1	Connections	
2	L2 Cache Pipelined/Late-Write SRAM Connections .	14
3	L3 Cache DDR SRAM Connections	1:
4	L3 Cache Pipelined/Late-Write SRAM Connections	1
5	Power	1′
6	Clocks	18
7	References	1
8	Revision History	15



The PowerPC Freescale processors and their PCI bridge/memory controllers are fairly easy to design to, as long as you follow simple rules for connections and pullups. For reference, consult the application notes and example/reference designs available on the Freescale web site.

This section summarizes the connections and special conditions (such as pullups or pulldowns required) that may be needed for Freescale embedded/networking processors and corresponding system/memory controller logic (internal or external). Table 1 lists connections for the MPC603, MPC75x, MPC74xx, and MPC824x microprocessors/microcontrollers; Table 2 lists connections for the MPC824x and Tsi107 microcontrollers/system controllers. To keep the table compact, the cacheless variants (MPC740, MPC745, MPC7441, MPC7445, and MPC7447) are not listed in Table 1; instead, refer to the cache versions (MPC750, MPC755, MPC7450, MPC7451, MPC7445, and MPC7457) and ignore references to the L2/L3 interface. The older MPC604 and devices are also not listed; the corresponding MPC603 and entries are very similar and can be used in most cases.

In the tables, if a connection to a specific signal is not named, it may be one of the following terms:

- $xx-yy\Omega$  OVDD A pullup resistor to the OVDD power supply, with a value between xx and yy ohms. You can choose the value based upon system requirements such as noise immunity, current consumption and the ability to share pullups.
- $xx-yy\Omega$  GNDA pulldown resistor to the ground power connection, with a value between xx and yy ohms. Again, you can specify the value.
- "Open" The signal may/should be left unconnected.
- "As needed" The connection is principally determined by the system. It connects to the system controller logic, whether from Freescale or one of several third-parties who make such logic.
- Signals, shown in bold text, have a "critical" designation:
- May cause complete failure; the board likely does not operate if the signal is not properly connected. This designator indicates signals that can cause system failure if they are not properly handled. If a new design is not running cycles (that is, logic analyzer traces cannot be captured), the indicated signals should be checked first to narrow down possible problem sources. If these critical signals are not in the correct state, whether due to design or manufacturing error, the part may be improperly configured into a test mode and will not operate as desired.

For example, consider transfer start  $(\overline{TS})$ . On a design based on the Tsi107 host bridge, if a pullup is not present,  $\overline{TS}$  may float low. Each device waits for the (false) cycle to complete. A simple pullup ensures that all devices see an idle bus. Pullups or pulldowns can also be added to other signals without harm; it is not an error if a design has more pullups than might be minimally required. On several Freescale reference designs, pullups are added to some non-critical signals (GBL, TBST, and so on) to help logic analyzers present a more coherent picture of bus activity. These pullups are strictly optional.

## NOTE

Be aware that signals in bold text and flagged with the \mathscr{9} symbol in the critical column (column 1) may cause complete failure if the signal is not properly connected.

2

**Table 1. Processor Connections** 

<u> </u>		303	750	755	4X0	45X	24X	Conne	ection	
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC745X	MPC824X	if used	if not used	Notes
	A[0:31]	✓	✓	✓	✓	ধ	R	As needed	_	Address bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted. 74x0 in address bus drive mode (see EMODE) does not need pullups in either case.
	A[0:3]	_	_	_	_	✓		As needed	100-1KΩ GND	Extended address (upper 4 MSBs). When 36-bit addressing is not used, these must connect to separate pulldowns.
	A[4:35]	_	_	_	_	✓		To correspondi ng address pins	_	When used with 32-bit system bus logic (for example, the ), connect CPU A(4:35) to device A(0:32).
I	AACK	✓	✓	✓	✓	✓	_	1K-5KΩ OVDD	_	Pullup needed to insure initial startup.
I	ABB	✓	✓	✓	_	_	_	1K-5KΩ	OVDD	Not needed for MPC10x-based systems.
	ABB/AMO N0	_	_	_	<b>√</b>	_	_	As needed	Open	ABB is an output-only pin on the MPC74xx family. A pullup should be used if MPC75x footprint compatibility is needed.
	AP[0:3]	✓	✓	✓	✓	_		As needed	1K-5KΩ OVDD	Address parity may be pulled up if unused to minimize sleep-mode power consumption; otherwise, pullups may be omitted.
	AP[0:4]		_	_	_	✓		As needed	1K-5KΩ OVDD	As above, except if the MPC745X is operated in 32-bit address mode, AP0 is unused and should be pulled up. AP[1:4] connect to 32-bit device AP[0:3].
	APE	✓	✓	✓	_	_	_	1K-10KΩ OVDD	Open	Open-drain output; requires pullup only if needed.
	ARTRY	✓	✓	✓	✓	✓	_	1K-5KΩ	OVDD	Pullup needed to insure initial startup.
I	AVDD	✓	✓	✓	✓	✓	<b>✓</b>	Filtered VDD	_	Must be connected to core voltage (VDD), not I/O (OVDD) through a 10 ohm resistor, with (2) 2.2uF non-polarized ceramic caps on the AVDD pin. Trace lengths should be short, but do not need to be thick (~15mW typical). Avoid routing near noisy traces.
	BG	✓	✓	✓	✓	✓	_	As needed	100-1KΩ GND	Pullup recommended for initial startup, or pulldown for permanently parked address bus.
I	BMODE[0: 1]	_	_	_	_	✓	_	As needed	_	Selects bus mode, address-bus-driven mode, and processor ID.
I	BR	✓	✓	✓	✓	✓	_	100-1KΩ OVDD		Pullup may be needed to insure initial startup (depends on arbiter).
I	BVSEL	_	_	✓	_	_	_	OVDD		Connect BVSEL to OVDD for forward package compatibility, or as described in the hardware specification.

**Table 1. Processor Connections (continued)** 

a		503	750	755	4X0	45X	24X	Conne	ction	
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC745X	MPC824X	if used	if not used	Notes
I	BVSEL	_			<b>\</b>	✓		GND, HRESET, OVDD	OVDD	Connect BVSEL to:
	СНК	_	_	_	✓	_	_	HRESET	1K-5KΩ OVDD	Connect to HRESET to trigger a post-reset self-test. Usually not needed.
	CI	✓	✓	✓	✓	✓	_	As needed	1K-5KΩ OVDD	CI may be pulled up to minimize sleep-mode power consumption; otherwise, pullup may be omitted.
I	CKSTP_I N	✓	✓	<b>✓</b>	<b>✓</b>	✓	✓	1K-5KΩ	OVDD	If CKSTP_IN is not pulled up, the CPU will halt immediately. The CKSTP_IN pullup may be shared with others if not used.
	CKSTP_O UT	✓	✓	<b>✓</b>	<b>✓</b>	✓	_	1K-5KΩ OVDD	Open	CKSTP_OUT is an open-drain output.
	CLK_OUT	✓	✓	✓	✓	✓	✓	To testpoint	Open	CLK_OUT is useful only for debugging, it cannot be used as a clock source.
	CSE[0:1]	✓	_			-	_	As needed	Open	Output-only debug status; rarely used, connect to logic analyzer or float.
	DBB	✓	✓	✓	_	_	_	1K-5KΩ	OVDD	Not needed for MPC10x-based systems.
	DBB/DMO N0	-	_		<b>✓</b>	_		_	-	DBB is an output-only pin on the MPC74xx family. A pullup should be used if MPC75x footprint compatibility is needed.
	DBG	✓	✓	✓	✓	✓	_	As needed	100-1KΩ GND	Pullup recommended for initial startup, or pulldown for permanently parked data bus.
I	DBDIS	✓	✓	✓	_	_	_	1K-5KΩ	OVDD	Rarely used signal; must be pulled up. Can be shared with other pullups.
I	DBWO	✓	✓	✓	✓			1Κ-5ΚΩ	OVDD	Rarely used signal; must be pulled up. Can be shared with other pullups. For MPC7410, DBWO is shared with DTI; in 60X mode DBWO must be pulled up.
	D[0:63] or DH[0:31] DL[0:31]	<b>√</b>	✓	>	<b>✓</b>	<b>~</b>		As needed	Open	Connect only to other CPUs, local-bus I/O and bridge devices. Memory is typically on an independent data bus (MDH/MDL). For 32-bit bus mode, if supported, DL(0:31) may be left open with no pullups required.
	DP[0:7]	✓	✓	✓	✓	✓	_	As needed	Open	Pullups are not needed if parity is unused.
	DPE	✓	✓	✓	_	_	_	1K-5KΩ OVDD	Open	Open-drain output; pullup only if needed.
	DRDY	_	_	_	✓	✓	_	As needed	Open	MPX bus mode output only.

**Table 1. Processor Connections (continued)** 

<u>a</u>		303	750	755	4X0	45X	24X	Conne	ction	
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC745X	MPC824X	if used	if not used	Notes
Sol.	DRTRY	✓	✓	<b>√</b>				1-5KΩ OVDD	Tie to HRESET	Tie DRTRY to HRESET to set NO-DRTRY mode. NO-DRTRY mode improves performance by eliminating an idle bus clock cycle after data transfers. DRTRY must not be tied to ground to enable NO-DRTRY mode.
	DTI[0:2] DTI[0:3]	_	_		<b>√</b>	✓	_	As needed	100-1KΩ GND	MPX bus mode signals only; pulldowns are required for 60X bus mode. For MPC7410, DBWO is shared with DTI; in MPX mode DTI must be pulled down or actively driven.
	EMODE	_	_		<b>√</b>			As needed	1K-5KΩ OVDD	Connect as follows:  GND MPX bus mode with address bus drive mode.  HRESET MPX bus mode  OVDD 60X bus mode
	EXT_QUA L	_	_	_	_	✓	_	0-100Ω	GND	Connect/pulldown to ground.
	GBL	<b>&gt;</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	_	As needed	200-500Ω OVDD	GBL should be strongly pulled up if not actively driven by support logic.
	HIT	-	_		<b>✓</b>	<b>✓</b>		As needed	Open	MPX bus mode output only.
<sup>6</sup> 0.7	HRESET HRST_CP U	✓	✓	✓	✓	✓	✓	Assert >= 255 bus clocks	_	A longer interval is acceptable, and may be needed with other devices such as the .
W.	HR <u>ST_</u> CT RL	_	_	_	_	_	✓	To HRST_CPU	_	HRST_CTRL should be tied to HRST_CPU.
	ĪNT	✓	✓	<b>✓</b>	<b>✓</b>	✓		1K-5KΩ	OVDD	Pullup may be shared with others if INT not used.
€ <sup>®</sup>	L1_TSTC LK	✓	✓	<b>√</b>	<b>√</b>		_	_	100 - 1KΩ OVDD	Use a strong pullup to keep noise from coupling to this pin. Do not share with other input-only pullups since asserting L1_TSTCLK during HRESET may be needed to correct errata on some devices.
		_	_	_	_	✓	_	_	100 - 1KΩ GND	Unlike other parts the MPC745X L1_TSTCLK must be connected to ground, or L3 will not work.
	L2ADDR[1 6:0]	_	✓	✓	✓	✓	_	SRAM A[16:0]	Open	The L2ADDR bus is little-endian, connect to similarly named SRAM address pins.
	L2ADDR1 7	_	_	✓	✓	_	_	SRAM A[17]	Open	L2ADDR17 can be used for larger SRAM
	L2ASPAR E	_	_	_	✓	_	_	SRAM A[18]	Open	L2ASPARE may be used for larger SRAM
S. C.	L2AVDD	_	✓	<b>√</b>	<b>√</b>		_	Filtered VDD	I	Must be connected to core voltage (VDD), not I/O (OVDD), through a 10 ohm resistor, with two 2.2uF non-polarized ceramic caps on the AVDD pin. Trace lengths should be short and noise-free, but do not need to be thick (~15mW typical).
	L2CE	_	✓	✓	✓	_	_	SRAM SE1	Open	Directly drives SRAM SE1 pin. SE2 is typically tied high and SE3 tied low.

**Table 1. Processor Connections (continued)** 

g		503	750	755	4X0	45X	24X	Conne	ection	
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC745X	MPC824X	if used	if not used	Notes
	L2CLK_O UTA L2CLK_O UTB	_	✓	✓	<b>√</b>			SRAM CLK	Open	Traces must be point-to-point and equal length, equal to other SRAM trace lengths. For differential mode route using a split-T configuration.
	L2DATA[0: 63]	_	✓	✓	✓	_	_	SRAM D[0:63]	Open	L2 data bits can be rearranged to make routing better.
	L2DP[0:7]	_	✓	✓	✓			SRAM DP[0:7]	Open	L2DP data bits can be rearranged to make routing better.
	L2SYNC_I N L2SYNC_ OUT	_	✓	✓	<b>√</b>			Feedback	_	Connect L2SYNC_IN to L2SYNC_OUT with a trace length equal to that of the L2CLK_OUTA. If L2 is not used, the feedback loop is still required.
	L2VSEL		_	✓				L20\	/DD	Connect L2VSEL to L2OVDD for forward package compatibility, or as described in the hardware specification.
	L2VSEL	_	_	_	✓			GND, HRESET, L2OVDD	L2OVDD	Connect L2VSEL to:
	L2_TSTCL	✓	✓	✓	✓	_	_	_	100-1KΩ OVDD	Factory test pin only (has nothing to do with L2 interface).
	K	_	_	_		✓		-	To HRESET	May also connect to pullup or pulldown.
	L2WE	_	✓	✓	✓	_	_	SRAM SGW	Open	Directly drives SRAM SGW (global write) pin. SBW(AD) and SW are typically grounded.
	L2ZZ	_	✓	✓	✓		_	SRAM ZZ	Open	Directly drives SRAM ZZ pin.
	L3VSEL		_	_		<b>\</b>		GND, HRESET, OVDD	_	Connect L3VSEL to:   MPC745X   GND
	L3ADDR[1 8:0]	_	_	_	_	✓		SRAM A[17:0]	Open	The L3ADDR bus is little-endian, connect to similarly named SRAM address pins. Note: L3ADDR18 is MPC7457 only.
	L3_CLK[0:		_		_	✓		DDRSRAM: CK PBSRAM: K	Open	One clock per SRAM device.
	L3_CNTL0	_				✓		DDRSRAM: B1 PBSRAM: SE1	Open	Function depends on SRAM type used.

**Table 1. Processor Connections (continued)** 

ca		603	750	755	4X0	45X	24X	Conne	ection	Notes
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC745X	MPC824X	if used	if not used	Notes
	L3_CNTL1		_	_		<b>✓</b>	_	DDRSRAM: B2 PBSRAM: SGW	Open	Function depends on SRAM type used.
	L3DATA[0: 63]		_			<	_	SRAM D[0:63]	Open	L3DATA[0:31] data bits may be rearranged to make routing more optimal, as may L3DATA[32:63].  Preserve the association between L3_ECHO_CLK[0:1] and L3DATA[0:31], and L3_ECHO_CLK[2:3] and L3DATA[32:63].
	L3DP[0:7]		_	_		<b>√</b>		SRAM DP[0:7]	Open	L3DP[0:3] and L3DP[4:7] data bits can be rearranged to make routing more optimal.
	L3_ECHO - CLK[0:1]		_	_		✓	_	DDRSRAM: CQ PBSRAM: loop	Open	For PBSRAM, connect L3_ECHO_CLK0 to L3_ECHO_CLK1, and match the trace length of L3_CLK0.
	L3_ECHO CLK[2:3]			_		<b>✓</b>		DDRSRAM: CQ PBSRAM: loop	Open	For PBSRAM, connect L3_ECHO_CLK2 to L3_ECHO_CLK3, and match the trace length of L3_CLK1.
Sul.	LSS <u>D_</u> MO DE	✓	✓	✓	✓	✓	_	_	100-1KΩ OVDD	Use a strong pullup to keep noise from coupling to this pin.
	MCP	<b>√</b>	✓	✓	<b>√</b>	✓	✓	As needed	1K-5KΩ OVDD	Pullup may be shared with others if MCP not used.
€ny.	NC	<b>\</b>	✓	<b>✓</b>	<b>\</b>	<	✓	Open	Open	Never connect anything to a NC pin unless it is defined on an upwardly compatible footprint (for upgrade purposes). For example, L2ADDR17 is NC on some BGA360 footprints; it is acceptable to connect this NC pad to an SRAM address line.
	PCI_SYN C_IN		_	_			✓	As needed	_	Clock input traces should match those for other PCI devices. Connect to PCICLK if PCI clock tree is not used.
₩	PLL_CFG [0:3]	✓	✓	✓	✓	✓	_	As needed	_	Pullups and pulldowns, jumpers to OVDD and GND, or digital logic may be used.
₩,	PLL_CFG [0:4]	_	_	_	_		✓	As needed	_	Only pullups and pulldowns should be used. Jumpers to OVDD and GND, or digital logic, may be used only if debug mode is NEVER enabled.
₩.	PLL_EXT		_	_		<b>√</b>	_	As needed	_	Pullups and pulldowns, jumpers to OVDD and GND, or digital logic may be used. PLL_EXT is essentially the MSB of a 5-bit PLL encoding, or PLL_CFG[-1]. An alternate numbering scheme is to relabel the set {PLL_EXT, PLL_CFG[0:3]} as {PLL_CFG[0:4]} in that order.
	PMON_IN		_	_		<b>√</b>	_	To event	1K-5KΩ OVDD or 100Ω GND	Performance monitor event: signal can be connected to any signal to measure; if not used, connect to pullup or pulldown.

**Table 1. Processor Connections (continued)** 

Cal		303	750	755	4X0	45X	24X	Conne	ection	Notes
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC745X	MPC824X	if used	if not used	Notes
	PMON_O UT	_	_	_		<b>√</b>	_	As needed	Open	Application-dependant.
	QACK	<b>✓</b>	✓	<b>√</b>	<b>\</b>	<b>\</b>		1KΩ GND; or merge with HRESET logic	100-1KΩ GND	COP emulators require QACK asserted to single-step. MPC60x devices require QACK asserted during HRESET to prevent reduced-bus mode.
		_	_	_	_	_	✓	As needed	Open	MPC824x's QACK not used with COP.
	QREQ	✓	✓	✓	✓	✓	_	As needed	Open	Output typically used only with MPC10X and/or COP interface.
	RSRV	✓	✓	✓	✓	_	_	As needed	Open	RSRV is a little-used output-only pin.
	SCK	_	_	_	_	_	✓	1K-3KΩ OVDD	Open	SCK is open drain.
	SDA	_	_	_	_	_	✓	1K-3KΩ OVDD	Open	SDA is open drain.
	SHD[0:1]	_	-	_	<b>√</b>	<b>√</b>	_	1K-5KΩ	OVDD	In 60X mode, SHD pins are ignored; pullup required for all cases.
	SMI	✓	✓	✓	✓	✓	✓	1K-5KΩ	OVDD	Pullup may be shared with others if SMI not used.
	SRESET	✓	✓	✓	✓	✓	✓	As needed	1K-5KΩ OVDD	SRESET need not be asserted during power-up reset.
₩.	SYSCLK	✓	✓	✓	<b>✓</b>	<b>✓</b>	_	As needed	_	Clock input traces should match those for other PowerPC-bus devices.
₩.	TA	✓	✓	✓	<b>✓</b>	<b>✓</b>	_	1K-5KΩ OVDD	_	Pullup needed for initial startup.
	TBEN	✓	✓	✓	✓	✓	✓	As needed	1K-5KΩ OVDD	May be pulled down to disable TBU/TBL/DEC registers (rarely useful).
	TBST	✓	✓	✓	✓	✓	_	1K-5KΩ OVDD	_	Pullup needed for initial startup.
	TC[0:1]	✓	_	_				As needed	Open	TC outputs indicate data vs. instruction cycles for 603 only. Often used for logic analyzer headers (compare with WT for 75x/745x processors and TT[0] for 74x0 processors).
	TCK	✓	✓	✓	✓	✓	✓	As needed	Open	TCK has a weak (>=20KΩ) internal pullup to OVDD.
	TDI	✓	✓	✓	✓	✓	✓	As needed	Open	TDI has a weak (>=20KΩ) internal pullup to OVD.
	TDO	✓	✓	✓	✓	✓	✓	As needed	Open	TDO has a weak (>=20KΩ) internal pullup to OVD.
<b>W</b>	TEA	✓	✓	✓	✓	✓	_	1K-5KΩ	OVDD	Pullup needed for initial startup.
₩	TEST0	_	_	_	_	_	✓	_	100-1KΩ OVDD	Use a strong pullup to keep noise from coupling to this pin.

**Table 1. Processor Connections (continued)** 

a		503	750	755	4X0	MPC745X	24X	Conne	ction	Notes
Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC7	MPC824X	if used	if not used	Notes
€¶.	TEST[0:5]	_	_	_		✓		_	100-1KΩ OVDD	Use a strong pullup to keep noise from coupling to this pin.  NOTE: The cacheless processors (MPC744X) renumber these pins; defer to the hardware specification at all times.
<b>W</b>	TEST6	_	_	_	_	✓	_	_	0-100Ω GND	Use a strong pulldown to keep noise from coupling to this pin.
	TLBISYN C	✓	✓	✓				Assert during HRESET if needed	1K-5KΩ OVDD	TLBISYNC selects 32-bit bus mode on 60X devices; assert during HRESET if needed. TLBISYNC must be pulled up on the MPC750. TLBISYNC on the MPC7400 is not supported, so pull it up.
	TMS	✓	✓	✓	✓	✓	✓	As needed	Open	TMS has a weak (>=20KΩ) internal pullup.
<b>91</b> 9	TRST	✓	✓	✓	<b>✓</b>	✓	<b>✓</b>	with COP TRST, if any		While TRST has a weak (>= $20K\Omega$ ) internal pullup, do <b>not</b> leave it floating or pulled up. TRST must be asserted to initialize the boundary scan chain. If COP is not used, a connection to HRESET is sufficient. If COP is used, use discrete logic to merge the COP TRST source and the target system HRESET.
<b>₩</b>	TS	✓	✓	✓	<b>√</b>	✓		1K-5KΩ OVDD	_	Pullup needed for initial startup.
	TSIZ[0:2]	✓	✓	✓	✓	✓		As needed	_	TSIZ bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted.
	TT[0:4]	✓	✓	✓	<b>√</b>	✓		As needed	_	TT bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted. TT0 indicates instruction vs. data information for debugging on MPC74x0.
	VOLTDET	✓	✓	✓		_		As needed	Open	VOLTDET definition varies by device; may be connected to GND, OVDD, or VDD (core) depending on device and mask revision.
	WT	✓	✓	✓	✓	✓		As needed	1K-5KΩ OVDD	WT may be pulled up to minimize sleep-mode power consumption; otherwise, pullup may be omitted. WT distinguishes instruction vs. data reads, for debugging on MPC7xxx series.

Table 2 lists only the memory/PCI/system controller signals of the devices, not the 60x bus signals (if any). For example, the Tsi107 host bridge does not have an entry for the  $\overline{TS}$  signal because  $\overline{TS}$  should already be properly connected as described in Table 1 when the (required) PowerPC CPU is connected.

## **NOTE**

Be aware that signals indicated in bold text and flagged with the \*\* symbol in the critical column (column 1) may cause complete failure if the signal is not properly connected.

Table 2. Memory/PCI/System Controller Connections

cal	Ciamal.	07	3240	3245	Conne	ection	Natas
Critical	Signal	Tsi107	MPC8240	MPC8245	if used	if not used	Notes
	AD[31:0]	✓	✓	✓	As needed	Open or 1K-5KΩ LVDD	If the PCI port is not used, the bus must be pulled up or the PCI bus parked (parking is preferred).
<b>€</b>	AVDD	✓	✓	✓	Filtered VDD	1	Connect to core voltage (VDD not OVDD) through a 10 ohm resistor, with (2) 2.2uF non-polarized ceramic capacitors.  Trace lengths should be short, but do not need to be thick (~15mW typical).
<b>%</b>	AVDD2		✓	✓	Filtered VDD	-	Connect to core voltage (VDD not OVDD) through a 10 ohm resistor, with (2) 2.2uF non-polarized ceramic capacitors.  Trace lengths should be short, but do not need to be thick (~15mW typical).
	C/BE[3:0]	✓	✓	✓	As needed	Open or 1K-5KΩ LVDD	If the PCI port is not used, the bus must be pulled up or the PCI bus parked (parking is preferred).
	CKE	✓	✓	✓	1KΩ GND SDRAM CKE	Open	Standard SDRAM control signal. The does not assert during HRESET, so the pulldown is needed on CKE to prevent some SDRAMs from latching into invalid test modes.
any.	CPU_CLK[0: 2]	✓	_	_	As needed	Open	CPU_CLK signals must have trace length added to match any delay on the SDRAM_SYNC_OUT to SDRAM_SYNC_IN feedback path. Refer to the for details.
	CS[0:7]	<b>✓</b>	<b>✓</b>	<b>√</b>	SDRAM CS	Open	Standard SDRAM control signal. Each CS[0:7] pin must control one 64-bit (or 32-bit) array of memory. Each SODIMM or DIMM will have one or two arrays of memory on it with one, two or four usable chip-selects. Standard wiring is:  • SODIMM (64 only): One CS[0:7] to CS0, second CS[0:7] to CS1.  • DIMM (as 64-bits): One CS[0:7] to CS0 and CS2, second CS[0:7] to CS1 and CS3.  • DIMM (as 32-bits): One CS[0:7] to CS0, second CS[0:7] to CS2, third CS[0:7] to CS1, fourth CS[0:7] to CS3.
	CTS1	_	_	✓	RS232 receiver	1K-5KΩ OVDD	RS232 signal: Clear to send.
	DEVSEL	✓	✓	✓	As needed + 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).

Table 2. Memory/PCI/System Controller Connections (continued)

cal	Signal	07	3240	3245	Conne	ction	Natas
Critical	Signal	Tsi107	MPC8240	MPC8245	if used	if not used	Notes
	DQM[0:7]	<b>✓</b>	✓	✓	SDRAM DQ[0:7]	Open	Each DQM must be associated with corresponding MDH/MDL byte lanes:  DQM0←→ MDH[0:7]  DQM1←→ MDH[8:15]  DQM2←→ MDH[16:23]  DQM3←→ MDH[24:31]  DQM4←→ MDL[0:7]  DQM5←→ MDH[8:15]  DQM6←→ MDH[16:23]  DQM7←→ MDH[24:31]  If an 8-bit SDRAM device is attached to MDH[0:7], then DQM0 should be connected to the DQM pin, and so forth. Any parity SDRAM devices can use any DQM[0:7] signal (it will have to share).
	FOE	✓	✓	✓	As needed	Open	FOE is not needed if non-writable devices (PROM) is used for the boot code (or if the boot code is on PCI).
	FRAME	<	✓	✓	As needed + 1K-5KΩ LVDD	1K-5K LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	GNT[4:0]	<b>√</b>	✓	✓	As needed	GNT0: 1K-5KΩ LVDD, others open	If the arbiter is disabled, GNT0 becomes "REQ" and should be pulled up on a PCI motherboard or private PCI bus.
₩	IDSEL	<b>√</b>	✓	✓	One of AD[31:0]	GND	IDSEL should be connected to GND for host systems and to one address line of AD[31:0] for agent systems. If the PCI port is not used, it should be grounded.
	ĪNTA		-	_	As needed	Open	In agent mode, INTA typically connects to a central interrupt controller. In host mode, INTA may be used to assert interrupts to other devices, such as a second processor.
	ĪRDY	<b>√</b>	✓	✓	As needed + 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	IRQ(0:4)	<b>√</b>	✓	✓	As needed 1K-5KΩ LVDD	1K-5KΩ LVDD	INT[0:4] should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card.
*	LAVDD	<b>√</b>	_	_	Filtered VDD	_	Connect to core voltage (VDD not OVDD) through a 10 ohm resistor, with (2) 2.2uF non-polarized ceramic capacitors. Trace lengths should be short, but do not need to be thick (~15mW typical).
		_	✓	<b>√</b>	_	Open or AVDD	Internally connected to AVDD (pin C17).
	LOCK	✓	✓	✓	As needed + 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).

Table 2. Memory/PCI/System Controller Connections (continued)

ical	Signal	07	8240	8245	Conne	ction	Notes
Critical	Sigilal	Tsi107	MPC8240	MPC8245	if used	if not used	Notes
	MAA[0:2]	_	✓	✓	To logic analyzer	Open	MAA assists logic analyzers in recovering addressing information
	MDH[0:31] MDL[0:31]	✓	✓	✓	As needed	_	All flash, SDRAM/DRAM, and PortX I/O devices connect to MDH/MDL, not to the DH/DL processor data bus (if any).
	MIV		<b>✓</b>	<b>✓</b>	To logic analyzer	Open	MIV assists logic analyzers in recovering addressing information.
	OSC_IN	<b>✓</b>	<b>✓</b>	<b>√</b>	PCI clock source	1K-5KΩ OVDD	OSC_IN recommended only for embedded host systems, not for PCI agent cards due to clock skew.
	PAR(0:7)	✓	✓	✓	As needed	Open	All flash, SDRAM/DRAM, and I/O devices connect to PAR[0:7], not to the DH/DL processor data bus (if visible). For Flash and I/O, PAR[0:7] is used for addressing, not flash or I/O parity.
	PAR	<b>✓</b>	<b>√</b>	<b>✓</b>	As needed	Open or 1K-5K LVDD	If the PCI port is not used, the bus must be pulled up or the PCI bus parked (parking is preferred).
	PCI_CLK[0:4]	✓	✓	✓	As needed	Open	PCI clocks to target PCI devices should have equal lengths. If not used, disable clock drivers in the CDCR register.
en.	PCI_SYNC_I N	<b>✓</b>	<b>*</b>	<b>*</b>	3.3V PCICLK, local clock source or PCI_SYNC_ OUT	_	PCI_SYNC_IN is the primary clock input for the chip, (OSC_IN is just a clock buffer). If the buffer is not used, the PCI clock "CLK" connects to PCI_SYNC_IN with the same consideration any other PCI clock gets: max of 2.0 ns skew on a motherboard, max 2.5" trace length on a plug-in card.  If PCI_SYNC_IN is connected to a PCI backplane, the clock source must be 3.3V or restricted (pin is not 5V PCI compatible).
	PCI_SYNC_ OUT	✓	✓	✓	PCI_SYNC_I N	Open	PCI feedback path should have a trace length to PCI_SYNC_IN of equal lengths to other PCI device clocks.
	PERR	✓	✓	<b>✓</b>	As needed + 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	PMAA[0:2]		✓	✓	To logic analyzer	Open	PMAA assists logic analyzers in recovering addressing information
	RCS0	<b>√</b>	✓	✓	To boot ROM or 100-1KΩ pulldown	Open	RCS0 is used for reset startup code. A pulldown on RCS0 selects PCI boot mode.
	RCS1	✓	✓	✓	As needed	Open	Local ROM or PortX chip select.
	RCS[2:3]	✓	_	✓	As needed	Open	Local ROM or PortX chip select.
	REQ[4:0]	✓	✓	✓	As needed 1K-10KΩ LVDD	1K-5KΩ LVDD	If the arbiter is enabled, REQ[4:0] should be pulled up on a PCI motherboard or private PCI bus. If PCI is not used, ground REQ0 (which becomes GNT) to park the PCI bus and maintain valid PCI state.

Table 2. Memory/PCI/System Controller Connections (continued)

cal	Ciam al	07	3240	3245	Conne	ction	Natas
Critical	Signal	Tsi107	MPC8240	MPC8245	if used	if not used	Notes
	RFC (RTC)		-	<b>✓</b>	To LF oscillator	Open	Refresh clock is independent of all other clocks.
	RTS1	_	_	✓	RS232 driver	Open	RS232 Request-To-Send output
	SCK	✓	✓	<b>√</b>	1K-3KΩ OVDD	Open	SCK is open drain.
	SDA	✓	✓	✓	1K-3KΩ OVDD	Open	SDA is open drain.
	SDBA0	✓	✓	✓	_	Open	Standard SDRAM address signal.
	SDBA1	✓	✓	✓	_	Open	Standard SDRAM address signal.
	SDCAS	✓	✓	✓	SDRAM CKE	Open	Standard SDRAM control signal.
	SDMA12/ SDBA1		✓		SDRAM A12 and/or SDBA1	Open	Standard SDRAM address signal. Connects to SDBA1 or A12, depending on SDRAM size. For modules, connect to both A12 and SDBA1 pins.
	SDMA[11:0]	✓	✓	✓	SDRAM A[11:0]	Open	Standard SDRAM address signal.
	SDMA[13:12]	✓	_	✓	SDRAM A[13:12]	Open	Standard SDRAM address signal.
	SDMA14	_	_	✓	SDRAM A14	Open	Standard SDRAM address signal.
Sul.	SDRAM_CL K [0:3]	<b>√</b>	✓	<b>√</b>	SDRAM CLK	Open	Standard SDRAM clock signal. Clocks to the SDRAM should have equal-length traces, and generally match the trace length of the SDRAM.
₩.	SDRAM_ SYNC_IN	<b>√</b>	✓	<b>~</b>	SDRAM_ SYNC_OUT	_	Connects to SDRAM_SYNC_OUT usually, except when zero-delay buffers are inserted between feedback path.
₩.	SDRAM_ SYNC_OUT	<b>✓</b>	✓	<b>✓</b>	SDRAM_ SYNC_IN	_	SDRAM feedback path should have a trace length at least equal to that of SDRAM_CLK to SDRAM clock pin path lengths. Additional delay can be added to increase hold time for SDRAM modules (usually required).
	SDRAS	✓	✓	✓	SDRAM CKE	Open	Standard SDRAM control signal.
	SERR	SERR ✓ ✓		<b>✓</b>	As needed + 1K-5KΩ LVDD	Open or 1K-5K LVDD	If the PCI port is not used, the bus must be pulled up or the PCI bus parked (parking is preferred).
	SIN1	SIN1 — — ✓ RS232 receiver			Open	RS232 Received data.	
	SOUT1	_	_	✓	RS232 driver	Open	RS232 Transmitted data.
	STOP   ✓ ✓   As needed +  1K-5KΩ  LVDD				1K-5KΩ	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).

Table 2. Memory/PCI/System Controller Connections (continued)

ical	Critical Signal		8240	MPC8245	Connection		Notes
Crit			MPC8240		if used	if not used	Notes
	SUSPEND	✓	_	_	1K-5KΩ	OVDD	SUSPEND requires a pullup.
	TRDY	✓	✓	✓	As needed + 1K-5KΩ LVDD	1K-5KΩ LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	TRIG_IN	✓	_	✓	TRIG_OUT	1K-5KΩ OVDD	TRIG_IN is usually connected to TRIG_OUT, or a logic analyzer.
	TRIG_OUT	✓	_	✓	TRIG_IN or CKSTP_IN	Open	TRIG_OUT is usually connected to TRIG_IN, CKSTP_IN, or a logic analyzer.
	WE	✓	✓	✓	As needed	Open	WE is not needed if non-writable devices (PROM) is used for the boot code (or if the boot code is on PCI).

## 2 L2 Cache Pipelined/Late-Write SRAM Connections

The MPC750, MPC755 and MPC74X0 processors support a "backside" L2 cache on a private cache bus. For some devices this bus can act as a private memory area. The L2 interface uses standard synchronous pipelined-burst or late-write SRAM devices in a non-pipelined manner. The connections are shown in Table 3.

**Table 3. L2 Cache SRAM Connections** 

SRAM Signal	Connection	Notes
A[16:0]	L2ADDR[16:0]	Connect buses; order is not important since burst mode is not used.
A17	L2ADDR17	If present and/or needed. For forward compatibility, tie to a weak (1K-5K $\Omega$ pulldown) since LA17 = $\overline{\text{CE3}}$ on some SRAM devices.
A18	L2ASPARE	If present and/or needed.
ADV	L2OVDD	Deasserted since burst mode not used.
ADSC	GND	Asserted to continually accept addresses.
ADSP	L2OVDD	Deasserted since burst mode not used.
DQ[0:63]	L2DATA[0:63]	Connect buses; order is not important since byte access modes are not used. DP bits may be intermixed with DQ bits if and only if parity-capable SRAMs are always used; otherwise, connect DP only to DP.
DP[0:7]	L2DP[0:7]	Connect buses; order is not important since byte access modes are not used. DP bits may be intermixed with DQ bits if and only if parity-capable SRAMs are always used; otherwise, connect DP only to DP.
G OE	GND	Since the L2 is chip-select-controlled, it is normally in output mode unless being written to. OE may tied low.
CK K	L2CLK_OUTA L2CLK_OUTB	For single-ended clocks, tie one clock to each of two SRAMs without sharing. Keep trace lengths matching other L2 traces.  For differential clocks, tie "A" to the active high clocks and "B" to the active low clocks. Route the clocks in a "Y" manner so the stubs have the same, minimal, length.

Specifying Power Consumption, Rev. 2

**Table 3. L2 Cache SRAM Connections** 

SRAM Signal	Connection	Notes
LBO	GND or VCC	GND is for PowerPC bursts order; however, burst mode is not used so may be tied high or low.
SB[A:D]	GND or L2OVDD	Byte write modes are not used.
SGW	L2WE	Write cause global writes.
SW	L2OVDD	Byte write modes are not used.
SE1	L2CE	Connect SRAM chip select.
SE2	L2OVDD	Second chip-select not used.
SE3	GND	Third chip-select not used.
ZZ	L2ZZ or GND	Optional; not all SRAMs have ZZ.

In addition, the L2SYNC\_OUT pin should be connected to the L2SYNC\_IN pin using a trace length equal to the ones used on the L2CLK\_OUT[A:B] traces.

## 3 L3 Cache DDR SRAM Connections

The MPC745x processors support a "backside" L3 cache on a private cache bus. The L3 interface supports double-data rate SRAM (DDRSRAM) devices of the MSUG2 types. The connections are shown in Table 4.

**Table 4. L3 Cache DDRSRAM Connections** 

SRAM Signal	Connection	Notes
A[18]	L3ADDR[18]	MSB of address for MPC7457; may be safely connected to unused pin H11 on MPC7450/1/5 devices.
		Add a pullup or pulldown if 2MB SRAM will be used with MPC7450/1/5 (even though that would be wasted).
A[17:0]	L3ADDR[17:0]	Connect buses; order is important for DDR SRAM, at least for the lower 2-3 bits.
B1	L3CNTL0	Signal operates as "load address strobe".
B2	L3CNTL1	Signal operates as "read/write enable".
В3	GND	Signal operates as single/double rate selection (double-rate selected).
CK K	L3_CLK0 or L3_CLK1	Connect one clock to each of the SRAMs without sharing. Keep trace lengths matching other L3_ECHO_CLK feedback traces.
CK K	GVDD/2	Connect to a resistor divider or power supply set to the L3 cache power supply. Two $250\Omega$ resistors are sufficient current.
CQ1	L3ECHO_CLK0 or	L3ECHO_CLK0 is paired with DQ[0:15] and L3DP[0:1]. L3ECHO_CLK2 is paired with DQ[32:47] and L3DP[4:5].
	L3ECHO_CLK2	
CQ2	L3ECHO_CLK1	L3ECHO_CLK1 is paired with DQ[16:31] and L3DP[2:3].
	or L3ECHO_CLK3	L3ECHO_CLK3 is paired with DQ[48:63] and L3DP[6:7].

**Table 4. L3 Cache DDRSRAM Connections** 

SRAM Signal	Connection	Notes
CQ1 CQ2	NC	No connection.
DQ[0:15] DQP[0:1]	L3DATA[0:15] L3DP[0:1]	Connect buses; order is not important since byte access modes are not used. DQ bits may be reordered. DQP bits may be reordered. DQ and DQP bits may be intermixed
DQ[16:31] DQP[2:3]	L3DATA[16:31] L3DP[2:3]	within this grouping only, if and only if parity-capable SRAMs are always used, otherwise connect only DQ to DQ and DQP to DQP.  Do NOT intermix data bits on the upper and lower 32-bits of the L3 interface.
DQ[32:47] DQP[4:5]	L3DATA[32:47] L3DP[4:5]	Connect buses; order is not important since byte access modes are not used. DQ bits may be reordered. DQP bits may be reordered. DQ and DQP bits may be intermixed
DQ[48:63] DQP[6:7]	L3DATA[48:63] L3DP[6:7]	within this grouping only, if and only if parity-capable SRAMs are always used, otherwise connect only DQ to DQ and DQP to DQP.  Do NOT intermix data bits on the upper and lower 32-bits of the L3 interface.
G OE	GND	The L3 is chip-select-controlled, so it is normally in output mode unless being written to. $\overline{G}$ may tied low.
LBO	GND	Selects linear burst order.
VREF	GVDD/2	Connect to a resistor divider between GVDD and ground to set the reference voltage to GVDD/2. 2 x 250 resistors will be sufficient for most SRAM's.
		Some HSTL SRAM's require different switching points; if so, set the VREF signal appropriately.
ZQ	250 $\Omega$ to GND	Connect a Zo * $5=250\Omega$ resistor to set the output impedance of the SRAM. Different values may be used to accommodate different PCB trace impedances or to subtly alter the I/O timing.

# 4 L3 Cache Pipelined/Late-Write SRAM Connections

The MPC745x processors also support pipelined burst SRAM (PBSRAM) or late-write SRAM (LWSRAM) devices in a non-pipelined manner. Refer to the processor connection table for non-SRAM-specific connections (such as L3\_ECHO\_CLK). The PB/LWSRAM connections are shown in Table 5.

Table 5. L3 Cache PBSRAM/LWSRAM Connections

SRAM Signal	Connection	Notes
A[18:0]	L3ADDR[18:0]	Connect buses; order is not important since burst mode is not used.
ADV	GVDD	Deasserted since burst mode not used.
ADSC	GND	Asserted to continually accept addresses.
ADSP	GVDD	Deasserted since burst mode not used.
CK K	L3_CLK0 or L3_CLK1	Connect one clock to each of the SRAMs without sharing. Keep trace lengths matching other L3_ECHO_CLK feedback traces.
CK K	GVDD/2	Connect to a resistor divider or power supply set to the L3 cache power supply. Two $250\Omega$ resistors are sufficient current.

Table 5. L3 Cache PBSRAM/LWSRAM Connections (continued)

SRAM Signal	Connection	Notes	
DQ[0:31] DQP[0:3]	L3DATA[0:31] L3DP[0:3]	Connect buses; order is not important since byte access modes are not used. DQ bits may be reordered. DQP bits may be reordered. DQP bits may be intermixed	
DQ[32:63] DQP[4:7]	L3DATA[32:63] L3DP[4:7]	within this pairing only, if and only if parity-capable SRAMs are always used, otherwis connect only DQ to DQ and DQP to DQP.	
G OE	GND	The L3 is chip-select-controlled, so it is normally in output mode unless being written to. $\overline{\mathbf{G}}$ may tied low.	
LBO	GND	Selects linear burst order.	
SBW[A:D]	GVDD	Byte write modes are not used.	
SE1	L3CNTL0	Signal operates as SRAM chip select.	
SE2	GVDD	Second active-high chip-select not used.	
SE3	GND	Third active-low chip-select not used.	
SGW	L3CNTL1	Signal operates as global write enable.	
SW	GVDD	Byte write modes are not used.	
ZZ	GND	Optional; not all SRAMs have ZZ.	

## 5 Power

Freescale processor specifications state restrictions on the amount of time any power pin can be at a non-standard voltage in relation to another power pin. Typically these event occur during power-up and power-down. When the restrictions are not met, if the amount of time exceeds approximately 20 mS, damage to the part may occur.

If the power supply can sequence all the I/O voltage (OVDD), L2 I/O voltage (L2OVDD), and core voltage (VDD) within the specification limits, or stabilize within 20 mS, then no further design work is needed.

Otherwise, power supply sequencing assistance is needed. The easiest way is to apply a diode voltage sourcing network as shown in some of the hardware specifications, but other means such as MOSFETs configured as a linear regulator would be suitable as well. The diode solution supplies just under the targeted operating voltage, but within the differential allowances in the hardware specification. Each device has slightly different allowances, so refer to the hardware specifications for particular examples of diode networks for each device.

## **NOTE**

The diode network is needed for each non-compliant power supply. However, it is not needed between all power supplies, only between those that are too slow. Thus, if OVDD (typically 3.3V) is stable first and last, the others can be derived from it alone.

Specifying Power Consumption, Rev. 2

Clocks

## 6 Clocks

All clocks should be carefully routed to be of equal lengths within similar domains (processor system bus, cache bus, memory bus, or PCI bus). Devices with integrated clock drivers make this relatively easy; see the corresponding hardware specifications, or the for further details.

## 7 References

The reference materials shown in Table 6 may prove helpful. To locate the documents, go to the web site listed on the back cover of this document and search for the document title.

**Table 6. Reference Material** 

Description	Document
MPC603e™ Hardware Specifications (PID6)	MPC603EEC
MPC603e Hardware Specifications (PID7t)	MPC603E7TEC
MPC750A Hardware Specification	MPC750EC
MPC7400 Hardware Specifications	MPC7400EC
MPC7410 Hardware Specifications	MPC7410EC
MPC7450 Hardware Specification	MPC7450EC
MPC7455 Hardware Specification	MPC7455EC
MPC7457 Hardware Specification	MPC7457EC
MPC8240 Integrated Processor Hardware Specifications	MPC8240EC
MPC8245 Integrated Processor Hardware Specifications	MPC8240EC

# 8 Revision History

Table 7 provides a revision history of this document.

**Table 7. Document History** 

Revision Number	Date	Changes
1.1		Added MPC7450 Support.
1.2		Corrected AP0 data; changed OVDD pullup recommendations, Freescale processor references, L3DDR address recommendations.
1.3		L3 ZQ+VREF fixes, GBL* clarified, deleted PCDDR reference.
1.4		Added CKE notes, pullup 'optionality' notes, TBEN has no bar, minor tweaks.
1.5		Nontechnical reformatting
1.6		Clarified L3ADDR18 support and added nontechnical reformatting.

**Revision History** 

## **Table 7. Document History**

Revision Number	Date	Changes
1.7	07/15/04	Clarified DBWO/DTI[0] differences in 60X vs. MPX bus modes for MPC7410. Made some minor formatting changes.
2	10/2006	Nontechnical formatting. Rebranding from Motorola to Freescale.

## How to Reach Us:

## Home Page:

www.freescale.com

#### email:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 480-768-2130 support@freescale.com

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 3 5437 9125 support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor

@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004, 2006.

Document Number: AN2077

Rev. 2 10/2006



