# 1. Cyclone III Device Data Sheet

CIII52001-3.0

## **Electrical Characteristics**

## **Operating Conditions**

When Cyclone® III devices are implemented in a system, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Cyclone III devices, system designers must consider the operating requirements in this document. Cyclone III devices are offered in commercial, industrial, and automotive grades. Commercial devices are offered in –6 (fastest), –7, and –8 speed grades. Industrial and automotive devices are offered only in –7 speed grade.



In this chapter, a prefix associated with the operating temperature range is attached to the speed grades; commercial with "C" prefix, industrial with "I" prefix, and automotive with "A" prefix. Commercial devices are therefore indicated as C6, C7, and C8 per respective speed grades. Industrial and automotive devices are indicated as I7 and A7, respectively.

## **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Cyclone III devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone III devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

**Table 1–1.** Cyclone III Devices Absolute Maximum Ratings (Note 1) (Part 1 of 2)

Symbol	Parameter	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic	-0.5	1.8	V
V <sub>ccio</sub>	Supply voltage for output buffers	-0.5	3.9	V
V <sub>CCA</sub>	Supply voltage (analog) for phase-locked loop (PLL) regulator	-0.5	3.75	V
V <sub>CCD_PLL</sub>	Supply voltage (digital) for PLL	-0.5	1.8	V
V <sub>i</sub>	DC input voltage	-0.5	3.95	V
I <sub>OUT</sub>	DC output current, per pin	-25	40	mA
V <sub>ESDHBM</sub>	Electrostatic discharge voltage using the human body model	_	±2000	V
V <sub>ESDCDM</sub>	Electrostatic discharge voltage using the charged device model	_	±500	V
T <sub>STG</sub>	Storage temperature	-65	150	°C

**Table 1–1.** Cyclone III Devices Absolute Maximum Ratings (Note 1) (Part 2 of 2)

Symbol	Parameter	Min	Max	Unit
TJ	Operating junction temperature	-40	125	°C

#### Note to Table 1–1:

 Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

## **Maximum Allowed Overshoot or Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1-2 and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1-2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as percentage of high-time over the lifetime of the device.



A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.2~V can only be at 4.2~V for 10.74% over the lifetime of the device; for device lifetime of 10~V years, this amounts to 10.74/10ths of a year.

**Table 1–2.** Cyclone III Devices Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame (Note 1)


Symbol	Parameter	Condition	Overshoot Duration as % of High Time	Unit
$V_{i}$	AC Input	V <sub>1</sub> = 3.95 V	100	%
	Voltage	V <sub>1</sub> = 4.0 V	95.67	%
		V <sub>I</sub> = 4.05 V	55.24	%
		V <sub>I</sub> = 4.10 V	31.97	%
		V <sub>1</sub> = 4.15 V	18.52	%
		V <sub>I</sub> = 4.20 V	10.74	%
		V <sub>1</sub> = 4.25 V	6.23	%
		V <sub>1</sub> = 4.30 V	3.62	%
		V <sub>1</sub> = 4.35 V	2.1	%
		V <sub>I</sub> = 4.40 V	1.22	%
		V <sub>1</sub> = 4.45 V	0.71	%
		V <sub>I</sub> = 4.50 V	0.41	%
		V <sub>i</sub> = 4.60 V	0.14	%
		V <sub>I</sub> = 4.70 V	0.047	%

#### Note to Table 1-2:

<sup>(1)</sup> Figure 1–1 shows the methodology to determine the overshoot duration. In the example in Figure 1–1, overshoot voltage is shown in red and is present on the input pin of the Cyclone III device at over 4.1 V but below 4.2 V. From Table 1–1, for an overshoot of 4.1 V, the percentage of high time for the overshoot can be as high as 31.97% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.

Figure 1–1 shows the methodology to determine the overshoot duration.





## **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone III devices. The steady-state voltage and current values expected from Cyclone III devices are provided in Table 1–3. All supplies must be strictly monotonic without plateaus.

**Table 1–3.** Cyclone III Devices Recommended Operating Conditions (Note 1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CCINT</sub> (3)	Supply voltage for internal logic	_	1.15	1.2	1.25	V
V <sub>CCIO</sub> (3), (4)	Supply voltage for output buffers, 3.3-V operation	_	3.135	3.3	3.465	V
	Supply voltage for output buffers, 3.0-V operation	_	2.85	3	3.15	V
	Supply voltage for output buffers, 2.5-V operation		2.375	2.5	2.625	V
	Supply voltage for output buffers, 1.8-V operation		1.71	1.8	1.89	V
	Supply voltage for output buffers, 1.5-V operation	_	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	_	1.14	1.2	1.26	V
V <sub>CCA</sub> (3)	Supply (analog) voltage for PLL regulator	_	2.375	2.5	2.625	V
V <sub>CCD_PLL</sub> (3)	Supply (digital) voltage for PLL	_	1.15	1.2	1.25	V
Vı	Input voltage	_	-0.5	_	3.6	٧
V <sub>0</sub>	Output voltage	_	0	_	V <sub>ccio</sub>	V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>J</sub>	Operating junction temperature	For commercial use	0	_	85	°C
		For industrial use	-40		100	°C
		For extended temperature (5)	-40	_	125	°C
		For automotive use	-40	_	125	°C
t <sub>RAMP</sub>	Power supply ramp time	Standard power-on reset (POR) (6)	50 μs	_	50 ms	_
		Fast POR (7)	50 μs		3 ms	_
Diode	Magnitude of DC current across PCI-clamp diode when enabled	_	_	_	10	mA

**Table 1–3.** Cyclone III Devices Recommended Operating Conditions (Note 1), (2) (Part 2 of 2)

#### Notes to Table 1-3:

- (1) V<sub>CCIO</sub> for all I/O banks must be powered up during device operation. All V<sub>CCA</sub> pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.
- (2) V<sub>CCD PLL</sub> must always be connected to V<sub>CCINT</sub> through a decoupling capacitor and ferrite bead.
- (3) The V<sub>CC</sub> must rise monotonically.
- (4) All input buffers are powered by the  $V_{CCIO}$  supply.
- (5) The I7 devices support extended operating junction temperature up to 125°C (usual range is -40°C to 100°C). When using I7 devices at the extended junction temperature ranging from -40°C to 125°C, select C8 as the target device when designing in the Quartus® II software. The I7 devices meet all C8 timing specifications when I7 devices operate beyond 100°C and up to 125°C.
- (6) POR time for Standard POR ranges between 50–200 ms. Each individual power supply should reach the recommended operating range within 50 ms.
- (7) POR time for Fast POR ranges between 3-9 ms. Each individual power supply should reach the recommended operating range within 3 ms.

#### **DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone III devices.

### **Supply Current**

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary largely with the resources used. Table 1–4 lists I/O pin leakage current for Cyclone III devices.

**Table 1–4.** Cyclone III Devices I/O Pin Leakage Current (Note 1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Device	Min	Тур	Max	Unit
I,	Input pin leakage current	$V_{I} = 0 V to V_{CCIOMAX}$	_	-10	_	10	μΑ
I <sub>oz</sub>	Tristated I/O pin leakage current	$V_0 = 0 \text{ V to } V_{\text{CCIOMAX}}$	_	-10	_	10	μА

**Table 1–4.** Cyclone III Devices I/O Pin Leakage Current (Note 1), (2) (Part 2 of 2)

Symbol	Parameter	Conditions	Device	Min	Тур	Max	Unit
I <sub>CCINTO</sub>	V <sub>CCINT</sub> supply current	V <sub>I</sub> = ground, no	EP3C5	<u> </u>	1.7	(3)	mA
	(standby)	load, no toggling	EP3C10	<u> </u>	1.7		mA
		inputs, T <sub>J</sub> = 25°C	EP3C16	<u> </u>	3.0		mA
			EP3C25	_	3.5		mA
			EP3C40	<u> </u>	4.3		mA
			EP3C55	_	5.2		mA
			EP3C80	_	6.5		mA
			EP3C120	_	8.4		mA
I <sub>CCA0</sub>	V <sub>CCA</sub> supply current	V <sub>I</sub> = ground, no	EP3C5	_	11.3	(3)	mA
	(standby)	load, no toggling	EP3C10	<u> </u>	11.3	(3)	mA
		inputs, T <sub>J</sub> = 25°C	EP3C16	1 —	11.4		mA
			EP3C25	1 —	18.4		mA
			EP3C40	<u> </u>	18.6		mA
			EP3C55	T —	18.7		mA
			EP3C80	1 —	18.9		mA
			EP3C120	<u> </u>	19.2		mA
I <sub>CCD_PLLO</sub>	V <sub>CCD_PLL</sub> supply current	V₁= ground, no	EP3C5	1 —	4.1	(3)	mA
	(standby)	load, no toggling	EP3C10	<u> </u>	4.1		mA
		inputs, T <sub>J</sub> = 25°C	EP3C16	_	8.2		mA
			EP3C25	T —	8.2		mA
			EP3C40	1 —	8.2		mA
			EP3C55	<u> </u>	8.2		mA
			EP3C80	1 —	8.2		mA
			EP3C120	1 —	8.2		mA
I <sub>CCIOO</sub>	V <sub>ccio</sub> supply current	V <sub>I</sub> = ground, no	EP3C5	<u> </u>	0.6	(3)	mA
	(standby)	load, no toggling	EP3C10	<u> </u>	0.6		mA
		inputs, T <sub>J</sub> = 25°C	EP3C16	<u> </u>	0.9	1	mA
			EP3C25	<u> </u>	0.9		mA
			EP3C40	_	1.3		mA
			EP3C55	_	1.3		mA
			EP3C80	1 —	1.3		mA
			EP3C120	<u> </u>	1.2		mA

#### Notes to Table 1-4:

<sup>(1)</sup> This value is specified for normal device operation. The value varies during device power-up. This applies for all V<sub>CCIO</sub> settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

<sup>(2) 10</sup> µA I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on

<sup>(3)</sup> Maximum values depend on the actual T<sub>J</sub> and design utilization. For maximum values, refer to the Excel-based PowerPlay EPE (www.altera.com/support/devices/estimator/cy3-estimator/cy3-power\_estimator.html) or the Quartus II PowerPlay power analyzer feature. For more information about power consumption, refer to "Power Consumption" on page 1–14 for more information.

## **Bus Hold**

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–5 lists bus hold specifications for Cyclone III devices.

**Table 1–5.** Cyclone III Devices Bus Hold Parameter (Note 1)

							V <sub>ccio</sub> (	(V)						
		1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	
Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Bus-hold low, sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus-hold high, sustaining current	V <sub>IN</sub> < V <sub>IL</sub> (minimum)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μА
Bus-hold low, overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	125	_	175	_	200	_	300	_	500	_	500	μА
Bus-hold high, overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μА
Bus-hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

## Note to Table 1-5:

## **OCT Specifications**

Table 1–6 lists the variation of OCT without calibration across process, temperature, and voltage.

Table 1–6. Cyclone III Devices Series OCT without Calibration Specifications

		Resis	Resistance Tolerance					
Description	V <sub>ccio</sub> (V)	Commercial Max	Industrial and Automotive Max	Unit				
Series OCT without	3.0	±30	±40	%				
calibration	2.5	±30	±40	%				
	1.8	+40	±50	%				
	1.5	+50	±50	%				
	1.2	+50	±50	%				

<sup>(1)</sup> The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Table 1–7 lists the OCT calibration accuracy at device power-up.

**Table 1–7.** Cyclone III Devices Series OCT with Calibration at Device Power-Up Specifications

		Calibr	Calibration Accuracy				
Description	V <sub>ccio</sub> (V)	Commercial Max	Industrial and Automotive Max	Unit			
Series OCT with calibration at device	3.0	±10	±10	%			
	2.5	±10	±10	%			
power-up	1.8	±10	±10	%			
	1.5	±10	±10	%			
	1.2	±10	±10	%			

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1-8 and Equation 1-1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1-8 lists the change percentage of the OCT resistance with voltage and temperature.

**Table 1–8.** Cyclone III Devices OCT Variation After Calibration at Device Power-Up

Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	-0.026
2.5	0.234	-0.039
1.8	0.219	-0.086
1.5	0.199	-0.136
1.2	0.161	-0.288

## **Equation 1–1.** (Note 1), (2), (3), (4), (5), (6)

$$\begin{split} &\Delta R_{V} = (V_{2} - V_{1}) \times 1000 \times dR/dV ------- (7) \\ &\Delta R_{T} = (T_{2} - T_{1}) \times dR/dT ------- (8) \\ &For \ \Delta R_{x} < 0; \ MF_{x} = 1/\left(|\Delta R_{x}|/100 + 1\right) ------- (9) \end{split}$$

For 
$$\Delta R_x > 0$$
;  $MF_x = \Delta R_x / 100 + 1 - (10)$ 

$$MF = MF_{v} \times MF_{T} - (11)$$

$$R_{final} = R_{initial} \times MF - (12)$$

## Notes to Equation 1-1:

- (1)  $T_2$  is the final temperature.
- (2) T<sub>1</sub> is the initial temperature.
- (3) MF is multiplication factor.
- (4) R<sub>final</sub> is final resistance.
- (5) R<sub>initial</sub> is initial resistance.
- (6) Subscript  $\times$  refers to both  $_V$  and  $_T$ .
- (7)  $\Delta R_V$  is variation of resistance with voltage.
- (8)  $\Delta R_T$  is variation of resistance with temperature.
- (9) dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- (10) dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- (11) V<sub>2</sub> is final voltage.
- (12)  $V_1$  is the initial voltage.

Example 1–1 shows you the example to calculate the change of  $50 \Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V:

#### Example 1-1.

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.026 = -3.83$$

$$\Delta R_T = (85 - 25) \times 0.262 = 15.72$$

Because  $\Delta R_v$  is negative,

$$MF_V = 1 / (3.83/100 + 1) = 0.963$$

Because  $\Delta R_T$  is positive,

$$MF_T = 15.72/100 + 1 = 1.157$$

$$MF = 0.963 \times 1.157 = 1.114$$

$$R_{\text{final}} = 50 \times 1.114 = 55.71 \ \Omega$$

## **Pin Capacitance**

Table 1–9 shows the pin capacitance for Cyclone III devices.

Table 1-9. Cyclone III Devices Pin Capacitance

Symbol	Parameter	Typical – QFP	Typical – FBGA	Unit
$C_{IOTB}$	Input capacitance on top/bottom I/O pins	7	6	pF
C <sub>IOLR</sub>	Input capacitance on left/right I/O pins	7	5	pF
C <sub>LVDSLR</sub>	Input capacitance on left/right I/O pins with dedicated LVDS output	8	7	pF
C <sub>VREFLR</sub> (1)	Input capacitance on left/right dual-purpose VREF pin when used as $V_{\text{REF}}$ or user I/O pin	21	21	pF
C <sub>VREFTB</sub> (1)	Input capacitance on top/bottom dual-purpose $\mathtt{VREF}$ pin when used as $V_{\mathtt{REF}}$ or user I/O pin	23 (2)	23 (2)	pF
Сськтв	Input capacitance on top/bottom dedicated clock input pins	7	6	pF
C <sub>CLKLR</sub>	Input capacitance on left/right dedicated clock input pins	6	5	pF

#### Notes to Table 1-9:

## Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–10 lists the weak pull-up and pull-down resistor values for Cyclone III devices.

**Table 1–10.** Cyclone III Devices Internal Weak Pull-Up and Weak Pull-Down Resistor (Note 1) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R_PU	Value of I/O pin pull-up resistor before	$V_{CCIO} = 3.3 \text{ V} \pm 5\% (2), (3)$	7	25	41	kΩ
	and during configuration, as well as user mode if the programmable	$V_{CCIO} = 3.0 \text{ V} \pm 5\% (2), (3)$	7	28	47	kΩ
	pull-up resistor option is enabled	$V_{CCIO} = 2.5 \text{ V} \pm 5\% (2), (3)$	8	35	61	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\% (2), (3)$	10	57	108	kΩ
		V <sub>CCIO</sub> = 1.5 V ± 5% (2), (3)	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\% (2), (3)$	19	143	351	kΩ

<sup>(1)</sup> When VREF pin is used as regular input or output, a reduced performance of toggle rate and  $t_{c0}$  is expected due to higher pin capacitance.

<sup>(2)</sup>  $C_{VREFTB}$  for EP3C25 is 30 pF.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R_ <sub>PD</sub>	Value of I/O pin pull-down resistor	$V_{CCIO} = 3.3 \text{ V} \pm 5\% \ (4)$	6	19	30	kΩ
	before and during configuration	$V_{CCIO} = 3.0 \text{ V} \pm 5\% (4)$	6	22	36	kΩ
		$V_{CCIO} = 2.5 \text{ V} \pm 5\% (4)$	6	25	43	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\% (4)$	7	35	71	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\% (4)$	8	50	112	kΩ

**Table 1–10.** Cyclone III Devices Internal Weak Pull-Up and Weak Pull-Down Resistor (Note 1) (Part 2 of 2)

#### Notes to Table 1-10:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pin. Weak pull-down feature is only available for JTAG TCK
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (3) 
  $$\begin{split} R_{PU} &= (V_{CCIO} V_I)/I_{R_{PU}} \\ \text{Minimum condition:} &= 40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = V_{CC} + 5\% 50 \ \text{mV}; \\ \text{Typical condition:} & 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = 0 \ V; \\ \text{Maximum condition:} & 125^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = 0 \ V; \ \text{in which V}_I \ \text{refers to the input voltage at the I/O pin.} \end{split}$$

(4)  $R_{PD} = V_1/I_{R,PD}$ Minimum condition:  $-40^{\circ}$ C;  $V_{CCIO} = V_{CC} + 5\%$ ,  $V_1 = 50$  mV;

Typical condition: 25°C;  $V_{CCIO} = V_{CC}$ ,  $V_1 = V_{CC} - 5\%$ ; Maximum condition: 125°C;  $V_{CCIO} = V_{CC} - 5\%$ ,  $V_1 = V_{CC} - 5\%$ ; in which  $V_1$  refers to the input voltage at the I/O pin.

# Hot Socketing

Table 1–11 lists the hot-socketing specifications for Cyclone III devices.

Table 1-11. Cyclone III Devices Hot-Socketing Specifications

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μΑ
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA <i>(1)</i>

#### Note to Table 1-11:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is I/O pin capacitance and dv/dt is the slew rate.

#### **Schmitt Trigger Input**

Cyclone III devices support Schmitt trigger input on TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate. Table 1–12 lists the hysteresis specifications across supported  $V_{\text{CCIO}}$  range for Schmitt trigger inputs in Cyclone III devices.

**Table 1–12.** Hysteresis Specifications for Schmitt Trigger Input in Cyclone III Devices

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>SCHMITT</sub>	Hysteresis for Schmitt trigger	$V_{ccio} = 3.3 \text{ V}$	200	_	_	mV
	input	V <sub>ccio</sub> = 2.5 V	200	_	_	mV
		V <sub>CCIO</sub> = 1.8 V	140	_	_	mV
		V <sub>ccio</sub> = 1.5 V	110	_	_	mV

## I/O Standard Specifications

The following tables list input voltage sensitivities ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Cyclone III devices. Table 1–13 through Table 1–18 provide the I/O standard specifications for Cyclone III devices.

**Table 1–13.** Cyclone III Devices Single-Ended I/O Standard Specifications (Note 1), (2)

		V <sub>ccio</sub> (V)		V	<sub>ц</sub> (V)	V	/ <sub>IH</sub> (V)	V <sub>ol</sub> (V)	V <sub>OH</sub> (V)		
I/O Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	I₀∟ (mA)	I <sub>oн</sub> (mA)
3.3-V LVTTL (3)	3.135	3.3	3.465	_	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (3)	3.135	3.3	3.465	_	0.8	1.7	3.6	0.2	V <sub>ccio</sub> - 0.2	2	-2
3.0-V LVTTL (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V <sub>cc10</sub> + 0.3	0.45	2.4	4	-4
3.0-V LVCMOS (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V <sub>ccio</sub> + 0.3	0.2	V <sub>ccio</sub> - 0.2	0.1	-0.1
2.5-V LVTTL and LVCMOS (3)	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>ccio</sub> + 0.3	0.4	2.0	1	-1
1.8-V LVTTL and LVCMOS	1.71	1.8	1.89	-0.3	0.35 * V <sub>ccio</sub>	0.65 * V <sub>CCIO</sub>	2.25	0.45	V <sub>ccio</sub> - 0.45	2	-2
1.5-V LVCMOS	1.425	1.5	1.575	-0.3	0.35 * V <sub>cc10</sub>	0.65 * V <sub>ccio</sub>	V <sub>ccio</sub> + 0.3	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>ccio</sub>	2	-2
1.2-V LVCMOS	1.14	1.2	1.26	-0.3	0.35 * V <sub>ccio</sub>	0.65 * V <sub>CCIO</sub>	V <sub>ccio</sub> + 0.3	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>ccio</sub>	2	-2
3.0-V PCI	2.85	3.0	3.15	_	0.3 * V <sub>CCIO</sub>	0.5 * V <sub>ccio</sub>	V <sub>ccio</sub> + 0.3	0.1 * V <sub>CCIO</sub>	0.9 * V <sub>ccio</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15	_	0.35* V <sub>CCIO</sub>	0.5 * V <sub>ccio</sub>	V <sub>CCIO</sub> + 0.3	0.1 * V <sub>CCIO</sub>	0.9 * V <sub>CCIO</sub>	1.5	-0.5

#### Notes to Table 1-13:

**Table 1–14.** Cyclone III Devices Single-Ended SSTL and HSTL I/O Reference Voltage Specifications (Note 1)

I/O		V <sub>ccio</sub> (V)			V <sub>REF</sub> (V)	V <sub>11</sub> (V) <i>(Note 2)</i>				
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V <sub>REF</sub> - 0.04	$V_{REF}$	V <sub>REF</sub> + 0.04	
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	$V_{REF} - 0.04$	$V_{REF}$	V <sub>REF</sub> + 0.04	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95	
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79	

<sup>(1)</sup> For voltage referenced receiver input waveform and explanation of terms used in Table 1–13, refer to "Single-ended Voltage referenced I/O Standard" in "Glossary" on page 1–29.

<sup>(2)</sup> AC load CL = 10 pF.

<sup>(3)</sup> For more detail about interfacing Cyclone III devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL and LVCMOS I/O Systems.

Table 1–14. Cyclone III Devices Single-Ended SSTL and HSTL I/O Reference Voltage Specifications (Note 1)

1/0		V <sub>ccio</sub> (V)			V <sub>ref</sub> (V)		V	$I_{\pi}(V)$ (Note	2)
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
HSTL-12	1.14	1.2	1.26	0.48 * V <sub>CCIO</sub> (3)	0.5 * V <sub>ccio</sub> (3)	0.52 * V <sub>CCIO</sub> (3)	_	0.5 * V <sub>ccio</sub>	_
Class I, II				0.47 * V <sub>CCIO</sub> (4)	0.5 * V <sub>ccio</sub> (4)	0.53 * V <sub>CCIO</sub> (4)			

#### Notes to Table 1-14:

- (1) For an explanation of terms used in Table 1–14, refer to "Glossary" on page 1–29.
- (2)  $V_{TT}$  of transmitting device must track  $V_{REF}$  of the receiving device.
- (3) Value shown refers to DC input reference voltage,  $V_{REF(DC)}$ .
- (4) Value shown refers to AC input reference voltage,  $V_{REF(AC)}$ .

Table 1–15. Cyclone III Devices Single-Ended SSTL and HSTL I/O Standards Signal Specifications

I/O	VIL	<sub>DC)</sub> (V)	V	<sub>H(DC)</sub> (V)	VIL	<sub>(AC)</sub> (V)	VIII	<sub>I(AC)</sub> (V)	V <sub>ol</sub> (V)	V <sub>OH</sub> (V)		
Standard	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	I₀∟ (mA)	I <sub>on</sub> (mA)
SSTL-2 Class I	_	V <sub>REF</sub> – 0.18	V <sub>REF</sub> + 0.18	_	_	V <sub>REF</sub> – 0.35	V <sub>REF</sub> + 0.35	_	V <sub>π</sub> – 0.57	V <sub>π</sub> + 0.57	8.1	-8.1
SSTL-2 Class II		V <sub>REF</sub> – 0.18	V <sub>REF</sub> + 0.18	_	_	V <sub>REF</sub> – 0.35	V <sub>REF</sub> + 0.35	_	V <sub>π</sub> – 0.76	V <sub>17</sub> +0.76	16.4	-16.4
SSTL-18 Class I		V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	_	_	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	_	V <sub>π</sub> – 0.475	V <sub>π</sub> + 0.475	6.7	-6.7
SSTL-18 Class II		V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	_	_	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	_	0.28	V <sub>ccio</sub> - 0.28	13.4	-13.4
HSTL-18 Class I		V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>ccio</sub> - 0.4	8	-8
HSTL-18 Class II		V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>ccio</sub> – 0.4	16	-16
HSTL-15 Class I		V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>ccio</sub> – 0.4	8	-8
HSTL-15 Class II		V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>ccio</sub> - 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> -0.08	V <sub>REF</sub> + 0.08	V <sub>ccio</sub> + 0.15	-0.24	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>ccio</sub> + 0.24	0.25 × V <sub>ccio</sub>	0.75 × V <sub>ccio</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> -0.08	V <sub>REF</sub> + 0.08	V <sub>ccio</sub> + 0.15	-0.24	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>ccio</sub> + 0.24	0.25 × V <sub>ccio</sub>	0.75 × V <sub>ccio</sub>	14	-14



For more illustrations of receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the High-Speed Differential Interfaces in Cyclone III Devices chapter in volume 1 of the Cyclone III Device Handbook.

**Table 1–16.** Cyclone III Devices Differential SSTL I/O Standard Specifications

	,	V <sub>ccio</sub> (V)	)	V <sub>Swing</sub>	<sub>I(DC)</sub> (V)	V <sub>x(AC)</sub> (V)			V <sub>Swing(AC)</sub> (V)		$V_{ox(AC)}(V)$		
I/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>ccio</sub>	V <sub>ccio</sub> /2 - 0.2	_	V <sub>ccio</sub> /2 + 0.2	0.7	V <sub>ccio</sub>	V <sub>ccio</sub> /2 – 0.125	_	V <sub>ccio</sub> /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V <sub>ccio</sub>	V <sub>ccio</sub> /2 - 0.175		V <sub>ccio</sub> /2 + 0.175	0.5	V <sub>ccio</sub>	V <sub>ccio</sub> /2 – 0.125	_	V <sub>ccio</sub> /2 + 0.125

Table 1–17. Cyclone III Devices Differential HSTL I/O Standard Specifications

	1	V <sub>ccio</sub> (V)		V <sub>DIF(I</sub>	<sub>DC)</sub> (V)	$V_{x(AC)}(V)$			ı	/)	V <sub>DIF(AC)</sub> (V)		
I/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	_	0.95	0.85	_	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>ccio</sub>	0.48 * V <sub>ccio</sub>	_	0.52 * V <sub>ccio</sub>	0.48 * V <sub>ccio</sub>	_	0.52 * V <sub>ccio</sub>	0.3	0.48 * V <sub>CCIO</sub>

**Table 1–18.** Cyclone III Devices Differential I/O Standard Specifications (Note 1) (Part 1 of 2)

1/0	,	V <sub>ccio</sub> (V	)	V <sub>ID</sub> (mV)			V <sub>ICM</sub> (V) <i>(2)</i>		V <sub>0D</sub> (mV) <i>(3)</i>			V <sub>os</sub> (V) <i>(3)</i>		
Standard	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL	2.375	2.5	2.625	100	_	0.05	$D_{\text{MAX}} \leq 500 \; \text{Mbps}$	1.80	_	_	_	_	_	_
(Row I/Os) (4)						0.55	$\begin{array}{c} 500 \; Mbps \leq \; D_{MAX} \leq \\ 700 \; Mbps \end{array}$	1.80						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
LVPECL	2.375	2.5	2.625	100	_	0.05	$D_{\text{MAX}} \leq 500 \text{ Mbps}$	1.80	_		_	_	_	_
(Column I/Os) <i>(4)</i>						0.55	$\begin{array}{c} 500 \; Mbps \leq D_{MAX} \leq \\ 700 \; Mbps \end{array}$	1.80						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
LVDS (Row	2.375	2.5	2.625	100	_	0.05	$D_{\text{MAX}} \leq 500 \text{ Mbps}$	1.80	247	_	600	1.125	1.25	1.375
I/0s)						0.55	$\begin{array}{c} 500 \text{ Mbps} \leq D_{\text{MAX}} \leq \\ 700 \text{ Mbps} \end{array}$	1.80						
						1.05	$D_{MAX} > 700 \text{ Mbps}$	1.55						
LVDS	2.375	2.5	2.625	100	_	0.05	$D_{\text{MAX}} \leq 500 \text{ Mbps}$	1.80	247	_	600	1.125	1.25	1.375
(Column I/Os)						0.55	$\begin{array}{c} 500 \; Mbps \leq D_{MAX} \leq \\ 700 \; Mbps \end{array}$	1.80						
						1.05	$D_{MAX} > 700 \text{ Mbps}$	1.55						
BLVDS (Row I/Os) (5)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_		_
BLVDS (Column I/Os) (5)	2.375	2.5	2.625	100	_	_	_	_		_	_	_	_	_

1/0	,	V <sub>ccio</sub> (V	)	V <sub>ID</sub> (1	mV)		V <sub>IcM</sub> (V) <i>(2)</i>		V	o (mV)	(3)	V	/ <sub>os</sub> (V) <i>(</i> 3	3)
Standard	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
mini-LVDS (Row I/Os) (6)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) (6)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
RSDS® (Row I/Os)(6)	2.375	2.5	2.625	_	_		_	_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) (6)	2.375	2.5	2.625	_	_		_	_	100	200	600	0.5	1.2	1.5
PPDS® (Row I/Os) (6)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) (6)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.4

Table 1–18. Cyclone III Devices Differential I/O Standard Specifications (Note 1) (Part 2 of 2)

#### Notes to Table 1-18:

- (1) For an explanation of terms used in Table 1–18, refer to "Transmitter Output Waveform" in "Glossary" on page 1–29.
- (2)  $V_{IN}$  range:  $0 \text{ V} \le V_{IN} \le 1.85 \text{ V}$ .
- (3)  $R_L$  range:  $90 \le R_L \le 110 \Omega$ .
- (4) LVPECL input standard is only supported at clock input. Output standard is not supported.
- (5) No fixed  $V_{IN}$ ,  $V_{OD}$ , and  $V_{OS}$  specifications for BLVDS. They are dependent on the system topology.
- (6) Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins for Cyclone III devices.

## **Power Consumption**

You can use the following methods to estimate power for a design:

- the Excel-based EPE.
- the Quartus II PowerPlay power analyzer feature.

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

# **Switching Characteristics**

This section provides the performance characteristics of the core and periphery blocks for Cyclone III devices. All data is final and is based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

## **Core Performance Specifications**

## **Clock Tree Specifications**

Table 1–19 lists the clock tree specifications for Cyclone III devices.

**Table 1–19.** Cyclone III Devices Clock Tree Performance

Device	C6	C7	C8	Unit
EP3C5	500	437.5	402	MHz
EP3C10	500	437.5	402	MHz
EP3C16	500	437.5	402	MHz
EP3C25	500	437.5	402	MHz
EP3C40	500	437.5	402	MHz
EP3C55	500	437.5	402	MHz
EP3C80	500	437.5	402	MHz
EP3C120	(1)	437.5	402	MHz

Note to Table 1-19:

## **PLL Specifications**

Table 1–20 describes the PLL specifications for Cyclone III devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (–40°C to 100°C), and the automotive junction temperature range (–40°Cto 125°C). For more information about PLL block, refer to "PLL Block" in "Glossary" on page 1–29.

**Table 1–20.** Cyclone III Devices PLL Specifications (Note 1) (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>IN</sub> (2)	Input clock frequency	5	_	472.5	MHz
f <sub>INPFD</sub>	PFD input frequency	5	_	325	MHz
f <sub>vco</sub> (3)	PLL internal VCO operating range	600	_	1300	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	40	_	60	%
t <sub>INJITTER_CCJ</sub> (4)	Input clock cycle-to-cycle jitter F <sub>REF</sub> ≥ 100 MHz	_	_	0.15	UI
	F <sub>REF</sub> < 100 MHz	_	_	±750	ps
f <sub>OUT_EXT</sub> (external clock output) (2)	PLL output frequency	_	_	472.5	MHz

<sup>(1)</sup> EP3C120 offered in C7, C8, and I7 grades only.

**Table 1–20.** Cyclone III Devices PLL Specifications (Note 1) (Part 2 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>out</sub> (to global clock)	PLL output frequency (-6 speed grade)	_	_	472.5	MHz
	PLL output frequency (-7 speed grade)	_	_	450	MHz
	PLL output frequency (-8 speed grade)	_	_	402.5	MHz
t <sub>outduty</sub>	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t <sub>LOCK</sub>	Time required to lock from end of device configuration	_	_	1	ms
t <sub>dlock</sub>	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	_	_	1	ms
toutjitter_period_dedclk (5)	Dedicated clock output period jitter $F_{\text{out}} \ge 100 \text{ MHz}$	_	_	300	ps
	F <sub>out</sub> < 100 MHz	_	_	30	mUI
t <sub>outjitter_ccj_dedclk</sub> (5)	Dedicated clock output cycle-to-cycle jitter $F_{\text{OUT}} \ge 100 \text{ MHz}$	_	_	300	ps
	F <sub>out</sub> < 100 MHz	_	_	30	mUI
t <sub>outjitter_period_io</sub> (5)	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F <sub>out</sub> < 100 MHz	_	_	75	mUI
t <sub>outjitter_ccj_io</sub> (5)	Regular I/O cycle-to-cycle jitter F <sub>out</sub> ≥ 100 MHz	_	_	650	ps
	F <sub>out</sub> < 100 MHz	_	_	75	mUI
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	_	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.	10	_	_	ns
tconfigpll	Time required to reconfigure scan chains for PLLs	_	3.5 (6)	_	SCANCLK cycles
f <sub>scanclk</sub>	scanclk frequency	_	_	100	MHz

### Notes to Table 1-20:

- (1)  $V_{\text{CCD\_PLL}}$  should always be connected to  $V_{\text{CCINT}}$  through decoupling capacitor and ferrite bead.
- (2) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (3) The  $V_{CO}$  frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the  $V_{CO}$  post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.
- (5) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.
- (6) With 100 MHz scanclk frequency.

## **Embedded Multiplier Specifications**

Table 1–21 describes the embedded multiplier specifications for Cyclone III devices.

Table 1–21. Cyclone III Devices Embedded Multiplier Specifications

	Resources Used		Performance		
Mode	Number of Multipliers	C6	C7, I7, A7	C8	Unit
9 × 9-bit multiplier	1	340	300	260	MHz
18 × 18-bit multiplier	1	287	250	200	MHz

## **Memory Block Specifications**

Table 1–22 describes the M9K memory block specifications for Cyclone III devices.

Table 1–22. Cyclone III Devices Memory Block Performance Specifications

		Resour	ces Used	Performance				
Memory	Mode	LEs	M9K Memory	C6	C7, I7, A7	C8	Unit	
M9K Block	FIFO 256 × 36	47	1	315	274	238	MHz	
	Single-port 256 × 36	0	1	315	274	238	MHz	
	Simple dual-port 256 × 36 CLK	0	1	315	274	238	MHz	
	True dual port 512 × 18 single CLK	0	1	315	274	238	MHz	

## **Configuration and JTAG Specifications**

Table 1–23 lists the configuration mode specifications for Cyclone III devices.

**Table 1–23.** Cyclone III Devices Configuration Mode Specifications

Programming Mode	DCLK F <sub>max</sub>	Unit
Passive Serial (PS)	133	MHz
Fast Passive Parallel (FPP) (1)	100	MHz

#### Note to Table 1-23:

(1) EP3C40 and smaller density members support 133 MHz.

Table 1–24 lists the active configuration mode specifications for Cyclone III devices.

**Table 1–24.** Cyclone III Devices Active Configuration Mode Specifications

Programming Mode	DCLK Range	Unit
Active Parallel (AP)	20 – 40	MHz
Active Serial (AS)	20 – 40	MHz

Table 1–25 shows the JTAG timing parameters and values for Cyclone III devices.

**Table 1–25.** Cyclone III Devices JTAG Timing Parameters (Note 1)

Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	40	_	ns
t <sub>JCH</sub>	TCK clock high time	20	_	ns
t <sub>JCL</sub>	TCK clock low time	20	_	ns
t <sub>JPSU_TDI</sub>	JTAG port setup time for TDI (2)	1	_	ns
t <sub>JPSU_TMS</sub>	JTAG port setup time for TMS (2)	3	_	ns
t <sub>JPH</sub>	JTAG port hold time	10	_	ns
t <sub>JPCO</sub>	JTAG port clock to output (2)		15	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output (2)		15	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance (2)	_	15	ns
t <sub>JSSU</sub>	Capture register setup time (2)	5	_	ns
t <sub>JSH</sub>	Capture register hold time	10	_	ns
t <sub>JSCO</sub>	Update register clock to output	_	25	ns
t <sub>JSZX</sub>	Update register high impedance to valid output	_	25	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns

#### Notes to Table 1-25:

- (1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1–29.
- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the JTAG port clock to output time is 16 ns.

## **Periphery Performance**

## **High-Speed I/O Specifications**

Table 1–26 through Table 1–31 show the high-speed I/O timing for Cyclone III devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–29.

**Table 1–26.** Cyclone III Devices RSDS Transmitter Timing Specifications (Note 1), (2) (Part 1 of 2)

			C6			C7, I7			C8, A7	,	
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>HSCLK</sub>	×10	10	_	180	10	_	155.5	10	_	155.5	MHz
(input clock frequency)	×8	10		180	10	_	155.5	10	_	155.5	MHz
irequericy)	×7	10	_	180	10	_	155.5	10	_	155.5	MHz
	×4	10		180	10	_	155.5	10	_	155.5	MHz
	×2	10	_	180	10	_	155.5	10	_	155.5	MHz
	×1	10	_	360	10	_	311	10	_	311	MHz

**Table 1–26.** Cyclone III Devices RSDS Transmitter Timing Specifications (Note 1), (2) (Part 2 of 2)

			C6			C7, I7			C8, A7		
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Device operation in	×10	100	_	360	100	_	311	100	_	311	Mbps
Mbps	×8	80	_	360	80	_	311	80	_	311	Mbps
	×7	70	_	360	70	_	311	70	_	311	Mbps
	×4	40	_	360	40	_	311	40		311	Mbps
	×2	20	_	360	20	_	311	20	_	311	Mbps
	×1	10	_	360	10	_	311	10	_	311	Mbps
t <sub>DUTY</sub>	_	45	_	55	45	_	55	45		55	%
TCCS	_	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_		550	ps
t <sub>RISE</sub>	$20 - 80\%$ , $C_{LOAD} = 5 pF$	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	$20 - 80\%$ , $C_{LOAD} = 5 pF$		500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub> (3)	_			1	_		1	_	_	1	ms

#### Notes to Table 1-26:

- (1) Applicable for true RSDS and emulated RSDS\_E\_3R transmitter.
- (2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS transmitter is supported at the output pin of all I/O banks.
- (3)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1–27.** Cyclone III Devices Emulated RSDS\_E\_1R Transmitter Timing Specifications (Note 1) (Part 1 of 2)

			C6			C7, I7			C8, A7		
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>HSCLK</sub> (input	×10	10	_	85	10	_	85	10	_	85	MHz
clock frequency)	×8	10	_	85	10	_	85	10	_	85	MHz
irequency)	×7	10	_	85	10	_	85	10	_	85	MHz
	×4	10	_	85	10	_	85	10	_	85	MHz
	×2	10	_	85	10	_	85	10	_	85	MHz
	×1	10	_	170	10	_	170	10	_	170	MHz
Device	×10	100	_	170	100	_	170	100	_	170	Mbps
operation in Mbps	×8	80	_	170	80	_	170	80	_	170	Mbps
ININh2	×7	70	_	170	70	_	170	70	_	170	Mbps
	×4	40	_	170	40	_	170	40	_	170	Mbps
	×2	20	_	170	20	_	170	20	_	170	Mbps
	×1	10	_	170	10	_	170	10	_	170	Mbps
t <sub>duty</sub>	_	45	_	55	45	_	55	45	_	55	%
TCCS	_		_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	ps

<b>Table 1–27.</b> Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specification	ifications (Note 1) (Part 2 of 2)
--	-----------------------------------

			C6			C7, I7					
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>rise</sub>	20 – 80%,		500	_	_	500	_	_	500	_	ps
	$C_{LOAD} = 5 pF$										
t <sub>FALL</sub>	20 – 80%,	_	500		_	500	_	_	500	_	ps
	$C_{LOAD} = 5 pF$										
t <sub>LOCK</sub> (2)	_		_	1	_		1			1	ms

#### Notes to Table 1-27:

- (1) Emulated RSDS\_E\_1R transmitter is supported at the output pin of all I/O banks.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1–28.** Cyclone III Devices Mini-LVDS Transmitter Timing Specifications (Note 1), (2)

			C6			C7, I7			C8, A7		
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>HSCLK</sub> (input	×10	10	_	200	10	_	155.5	10	_	155.5	MHz
clock	×8	10	_	200	10	_	155.5	10	_	155.5	MHz
frequency)	×7	10	_	200	10	_	155.5	10	_	155.5	MHz
	×4	10	_	200	10	_	155.5	10	_	155.5	MHz
	×2	10	_	200	10	_	155.5	10	_	155.5	MHz
	×1	10	_	400	10	_	311	10	_	311	MHz
Device	×10	100	_	400	100	_	311	100	_	311	Mbps
operation in	×8	80	_	400	80	_	311	80	_	311	Mbps
Mbps	×7	70	_	400	70	_	311	70	_	311	Mbps
	×4	40	_	400	40	_	311	40	_	311	Mbps
	×2	20	_	400	20	_	311	20	_	311	Mbps
	×1	10	_	400	10	_	311	10	_	311	Mbps
t <sub>DUTY</sub>	_	45	_	55	45	_	55	45	_	55	%
TCCS	_	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	ps
t <sub>RISE</sub>	20 – 80%,	_	500	_	_	500	_	_	500	_	ps
	$C_{LOAD} = 5 pF$										
t <sub>FALL</sub>	20 – 80%,	_	500	_	_	500	_	_	500	_	ps
	$C_{LOAD} = 5 pF$										
t <sub>LOCK</sub> (3)	_	_	_	1	_	_	1	_	_	1	ms

## Notes to Table 1-28:

- (1) Applicable for true and emulated mini-LVDS transmitter.
- (2) True mini-LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
- (3)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

		0	6	C7	, 17	C8	, A7	
Symbol	Modes	Min	Max	Min	Max	Min	Max	Unit
f <sub>HSCLK</sub> (input	×10	10	420	10	370	10	320	MHz
clock frequency)	×8	10	420	10	370	10	320	MHz
	×7	10	420	10	370	10	320	MHz
	×4	10	420	10	370	10	320	MHz
	×2	10	420	10	370	10	320	MHz
	×1	10	420	10	402.5	10	402.5	MHz
HSIODR	×10	100	840	100	740	100	640	Mbps
	×8	80	840	80	740	80	640	Mbps
	×7	70	840	70	740	70	640	Mbps
	×4	40	840	40	740	40	640	Mbps
	×2	20	840	20	740	20	640	Mbps
	×1	10	420	10	402.5	10	402.5	Mbps
t <sub>DUTY</sub>	_	45	55	45	55	45	55	%
TCCS	_	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	ps
t <sub>LOCK</sub> (2)	_	_	1	_	1	_	1	ms

**Table 1–29.** Cyclone III Devices True LVDS Transmitter Timing Specifications (Note 1)

## Notes to Table 1-29:

- (1) True LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6).
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1–30.** Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (*Note 1*) (Part 1 of 2)

		C	6	C7	, I7	C8,	A7	
Symbol	Modes	Min	Max	Min	Max	Min	Max	Unit
f <sub>HSCLK</sub> (input clock	×10	10	320	10	320	10	275	MHz
frequency)	×8	10	320	10	320	10	275	MHz
	×7	10	320	10	320	10	275	MHz
	×4	10	320	10	320	10	275	MHz
	×2	10	320	10	320	10	275	MHz
	×1	10	402.5	10	402.5	10	402.5	MHz
HSIODR	×10	100	640	100	640	100	550	Mbps
	×8	80	640	80	640	80	550	Mbps
	×7	70	640	70	640	70	550	Mbps
	×4	40	640	40	640	40	550	Mbps
	×2	20	640	20	640	20	550	Mbps
	×1	10	402.5	10	402.5	10	402.5	Mbps
t <sub>DUTY</sub>	_	45	55	45	55	45	55	%

**Table 1–30.** Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (*Note 1*) (Part 2 of 2)

		C6		C7	, <b>I</b> 7	C8,	A7	
Symbol	Modes	Min	Max	Min	Max	Min	Max	Unit
TCCS	_	_	200	—	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	ps
t <sub>LOCK</sub> (2)	_	_	1	_	1	_	1	ms

#### Notes to Table 1-30:

- (1) Emulated LVDS transmitter is supported at the output pin of all I/O banks.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1–31.** Cyclone III Devices LVDS Receiver Timing Specifications (Note 1)

		C	6	C7	, 17	C8,	, A7	
Symbol	Modes	Min	Max	Min	Max	Min	Max	Unit
f <sub>HSCLK</sub> (input clock	×10	10	437.5	10	370	10	320	MHz
frequency)	×8	10	437.5	10	370	10	320	MHz
	×7	10	437.5	10	370	10	320	MHz
	×4	10	437.5	10	370	10	320	MHz
	×2	10	437.5	10	370	10	320	MHz
	×1	10	437.5	10	402.5	10	402.5	MHz
HSIODR	×10	100	875	100	740	100	640	Mbps
	×8	80	875	80	740	80	640	Mbps
	×7	70	875	70	740	70	640	Mbps
	×4	40	875	40	740	40	640	Mbps
	×2	20	875	20	740	20	640	Mbps
	×1	10	437.5	10	402.5	10	402.5	Mbps
SW	_	_	400	_	400	_	400	ps
Input jitter tolerance	_	_	500	_	500	_	550	ps
t <sub>lock</sub> (2)	_		1		1	_	1	ms

#### Notes to Table 1-31:

- (1) LVDS receiver is supported at all banks.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

## **External Memory Interface Specifications**

Cyclone III devices support external memory interfaces up to 200 MHz. The external memory interfaces for Cyclone III devices are auto-calibrating and easy to implement.

Table 1–32 through Table 1–35 list the external memory interface specifications for Cyclone III devices and are useful when performing memory interface timing analysis.

**Table 1–32.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate Controller (*Note 1*),(2)

	C6 S	(MHz)			C7 Speed Grade (MHz)		C8 Speed Grade (MHz)		17 Speed Grade (MHz)			A7 Speed Grade (MHz)			
Memory Standard	Column I/0 Banks	Row I/O Banks	Wraparound Mode	Column I/0 Banks	Row I/O Banks	Wraparound Mode	Column I/0 Banks	Row I/O Banks	Wraparound Mode	Column I/0 Banks	Row I/O Banks	Wraparound Mode	Column I/0 Banks	Row I/O Banks	Wraparound Mode
DDR2 SDRAM (3),(4)	200	167	167	167	150	133	167	133	125	167	150	133	167	133	125
DDR SDRAM (3)	167	150	133	150	133	125	133	125	100	150	133	125	133	125	100
QDRII SRAM (5)	167	167	150	150	150	133	133	133	125	150	150	133	133	133	125

#### Notes to Table 1-32:

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to combination of column and row I/Os.
- (2) The supported operating frequencies listed here are memory interface maximums for the FPGA device. The actual achievable performance of your design is based on the design and system specific factors, as well as static timing analysis of the completed design.
- (3) The values apply for interfaces with both modules and components.
- (4) For more information on the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to AN445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices.
- (5) QDRII SRAM also supports the 1.5-V HSTL I/O standard. However, Altera recommends using the 1.8-V HSTL I/O standard for maximum performance because of the higher I/O drive strength.

**Table 1–33.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1),(2) (Part 1 of 2)

		ed Grade Hz)	C7 Speed (MH		C8 Speed (MH		17 Speed Grade (MHz)		A7 Speed Grade (MHz)	
Memory Standard	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks
DDR2 SDRAM (3),(4),(5)	200	167	167	150	167	133	167	150	167	133

**Table 1–33.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1),(2) (Part 2 of 2)

		ed Grade Hz)	C7 Speed (MH		C8 Speed (MH		17 Speed (MH:		A7 Speed (MH	
Memory Standard	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks	Column I/0 Banks	Row I/O Banks
DDR SDRAM (3)	167	150	150	133	133	125	150	133	133	125

#### Notes to Table 1-33:

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os.
- (2) The supported operating frequencies listed here are memory interface maximums for the FPGA device. The actual achievable performance of your design is based on the design and system specific factors, as well as static timing analysis of the completed design.
- (3) The values apply for interfaces with both modules and components.
- (4) We recommend the use of ALTMEMPHY AFI mode to achieve these quoted maximum clock rate due to lower performance of Non-AFI mode.
- (5) For the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to AN445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices.

Table 1–34. Cyclone III Devices FPGA Sampling Window (SW) Requirement – Read Side (Note 1) (Part 1 of 2)

	Colum	ın I/Os	Row	I/0s	Wraparo	ınd Mode
<b>Memory Standard</b>	Setup	Hold	Setup	Hold	Setup	Hold
	<u>U</u>	<u>I</u>	C6	<u>I</u>	<u>I</u>	<u>I</u>
DDR2 SDRAM	580	550	690	640	850	800
DDR SDRAM	585	535	700	650	870	820
QDRII SRAM	785	735	805	755	905	855
	•		<b>C</b> 7			•
DDR2 SDRAM	705	650	770	715	985	930
DDR SDRAM	675	620	795	740	970	915
QDRII SRAM	900	845	910	855	1085	1030
			C8			
DDR2 SDRAM	785	720	930	870	1115	1055
DDR SDRAM	800	740	915	855	1185	1125
QDRII SRAM	1050	990	1065	1005	1210	1150
			17			
DDR2 SDRAM	765	710	855	800	1040	985
DDR SDRAM	745	690	880	825	1000	945
QDRII SRAM	945	890	955	900	1130	1075
	•		A7			
DDR2 SDRAM	805	745	1020	960	1145	1085
DDR SDRAM	880	820	955	935	1220	1160

**Table 1–34.** Cyclone III Devices FPGA Sampling Window (SW) Requirement – Read Side (*Note 1*) (Part 2 of 2)

	Colum	ın I/Os	Row	Row I/Os Wraparound Mode		
Memory Standard	Setup Hold		Setup	Hold	Setup	Hold
QDRII SRAM	1090	1030	1105	1045	1250	1190

#### Note to Table 1-34:

**Table 1–35.** Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (*Note 1*) (Part 1 of 2)

Mamaru		Column	I/Os (ps)	Row I/	Os (ps)	Wraparoun	d Mode (ps)
Memory Standard	I/O Standard	Lead	Lag	Lead	Lag	Lead	Lag
	1	l	C6	1	J.	L	
DDR2 SDRAM	SSTL-18 Class I	790	380	790	380	890	480
	SSTL-18 Class II	870	490	870	490	970	590
DDR SDRAM	SSTL-2 Class I	750	320	750	320	850	420
	SSTL-2 Class II	860	350	860	350	960	450
QDRII SRAM	1.8 V HSTL Class I	780	410	780	410	880	510
	1.8 V HSTL Class II	830	510	830	510	930	610
		•	<b>C</b> 7	1	•	1	•
DDR2 SDRAM	SSTL-18 Class I	915	410	915	410	1015	510
	SSTL-18 Class II	1025	545	1025	545	1125	645
DDR SDRAM	SSTL-2 Class I	880	340	880	340	980	440
	SSTL-2 Class II	1010	380	1010	380	1110	480
QDRII SRAM	1.8 V HSTL Class I	910	450	910	450	1010	550
	1.8 V HSTL Class II	1010	570	1010	570	1110	670
	•		C8				
DDR2 SDRAM	SSTL-18 Class I	1040	440	1040	440	1140	540
	SSTL-18 Class II	1180	600	1180	600	1280	700
DDR SDRAM	SSTL-2 Class I	1010	360	1010	360	1110	460
	SSTL-2 Class II	1160	410	1160	410	1260	510
QDRII SRAM	1.8 V HSTL Class I	1040	490	1040	490	1140	590
	1.8 V HSTL Class II	1190	630	1190	630	1290	730
	•		17				
DDR2 SDRAM	SSTL-18 Class I	961	431	961	431	1061	531
	SSTL-18 Class II	1076	572	1076	572	1176	672
DDR SDRAM	SSTL-2 Class I	924	357	924	357	1024	457
	SSTL-2 Class II	1061	399	1061	399	1161	499
QDRII SRAM	1.8 V HSTL Class I	956	473	956	473	1056	573
	1.8 V HSTL Class II	1061	599	1061	599	1161	699

<sup>(1)</sup> Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/Os.

Momory		Column I/Os (ps)		Row I/	Os (ps)	Wraparound Mode (ps)	
Memory Standard	I/O Standard	Lead	Lag	Lead	Lag	Lead	Lag
			A7		<u>I</u>	<u> </u>	1
DDR2 SDRAM	SSTL-18 Class I	1092	462	1092	462	1192	562
(2)	SSTL-18 Class II	1239	630	1239	630	1339	730
DDR SDRAM	SSTL-2 Class I	1061	378	1061	378	1161	478
	SSTL-2 Class II	1218	431	1218	431	1318	531
QDRII SRAM	1.8 V HSTL Class I	1092	515	1092	515	1192	615
	1.8 V HSTL Class II	1250	662	1250	662	1350	762

**Table 1–35.** Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (Note 1) (Part 2 of 2)

#### Notes to Table 1-35:

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/Os.
- (2) For DDR2 SDRAM write timing performance on Columns I/O for C8 and A7 devices, 97.5 degree phase offset is required.

Table 1-36. Cyclone III Devices Memory Output Clock Jitter Specifications (Note 1), (2)

Parameter	Symbol	Min	Max	Unit
Clock period jitter	t <sub>JIT(per)</sub>	-125	125	ps
Cycle-to-cycle period jitter	t <sub>JIT(cc)</sub>	-200	200	ps
Duty cycle jitter	t <sub>JIT(duty)</sub>	-150	150	ps

#### Notes to Table 1-36:

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.
- (2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock network.

## **Duty Cycle Distortion Specifications**

Table 1–37 lists the worst case duty cycle distortion for Cyclone III devices.

**Table 1–37.** Duty Cycle Distortion on Cyclone III Devices I/O Pins (Note 1), (2)

	C	6	C7,	, I7	C8,		
Symbol	Min	Max	Min	Max	Min	Max	Unit
Output Duty Cycle	45	55	45	55	45	55	%

## Notes to Table 1-37:

- (1) Duty cycle distortion specification applies to clock outputs from PLLs, global clock tree, and IOE driving dedicated and general purpose I/O pins.
- (2) Cyclone III devices meet specified duty cycle distortion at maximum output toggle rate for each combination of I/O standard and current strength.

## **OCT Calibration Timing Specification**

Table 1–38 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone III devices.

**Table 1–38.** Cyclone III Devices Timing Specification for Series OCT with Calibration at Device Power-Up (Note 1)

Symbol	Description	Maximum	Units
toctcal	Duration of series OCT with calibration at device power-up	20	μs

#### Notes to Table 1-38:

(1) OCT calibration takes place after device configuration, before entering user mode.

## **IOE Programmable Delay**

Table 1–39 and Table 1–40 show IOE programmable delay for Cyclone III devices.

**Table 1–39.** Cyclone III Devices IOE Programmable Delay on Column Pins (Note 1), (2)

						ı	/lax Offse	t			
	Dotho	Number	N#:	Fast (	Corner		S	low Corn	er		
Parameter	Paths Affected	of Settings	Min Offset	A7, I7	C6	C6	<b>C</b> 7	C8	17	A7	Unit
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.211	1.314	2.175	2.32	2.386	2.366	2.49	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.203	1.307	2.19	2.387	2.54	2.43	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.479	0.504	0.915	1.011	1.107	1.018	1.048	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.664	0.694	1.199	1.378	1.532	1.392	1.441	ns

## Notes to Table 1-39:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus II software.

					-						
						ı	/lax Offse	t			
	Datha	Number	N#:	Fast (	Corner		S	low Corn	er		
Parameter	Paths Affected	of Settings	Min Offset	A7, I7	C6	C6	C7	C8	17	A7	Unit
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.209	1.314	2.174	2.335	2.406	2.381	2.505	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.207	1.312	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.51	0.537	0.962	1.072	1.167	1.074	1.101	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.669	0.698	1.207	1.388	1.542	1.403	1.45	ns

**Table 1–40.** Cyclone III Devices IOE Programmable Delay on Row Pins (Note 1), (2)

#### Notes to Table 1-40:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus II software

# I/O Timing

You can use the following methods to determine the I/O timing:

- the Excel-based I/O Timing.
- the Quartus II timing analyzer.

The Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Excel-based I/O Timing spreadsheet is downloadable from Cyclone III Devices Literature website.

# **Glossary**

Table 1–41 shows the glossary for this chapter.

Table 1-41. Glossary (Part 1 of 5)

Letter	Term	Definitions
Α	_	_
В	_	_
С	_	_
D	_	_
Е	_	_
F	f <sub>HSCLK</sub>	HIGH-SPEED I/O Block: High-speed receiver/transmitter input and output clock frequency.
G	GCLK	Input pin directly to Global Clock network.
	GCLK PLL	Input pin to Global Clock network through PLL.
Н	HSIODR	HIGH-SPEED I/O Block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).
-	Input Waveforms for the SSTL Differential I/O Standard	Vswing V <sub>IH</sub>
J	JTAG Waveform	TDI  TDI  TDI  TCK  TDI  TCK  TJCP  TJCP  TJPSU_TDI  TJPSU_TMS  TJPSU_TDI  TJPSU_TMS  TJ
K		_
L		_
M	_	_
N	_	_
IN .		

Table 1-41. Glossary (Part 2 of 5)




Table 1-41. Glossary (Part 3 of 5)

Letter	Term	Definitions						
S S	Single-ended Voltage referenced I/O Standard	V <sub>CCIQ</sub> V <sub>OH</sub> V <sub>IH(AC)</sub> V <sub>REF</sub> V <sub>IL(DC)</sub> Vil(AC)						
	SW (Sampling	The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i> .  HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it						
T	Window)  t <sub>c</sub> TCCS (Channel-	correctly. The setup and hold times determine the ideal strobe position in the sampling window.  High-speed receiver/transmitter input and output clock period.						
	to-channel-skew)	HIGH-SPEED I/O Block: The timing difference between the fastest and slowest output edges, including $t_{\text{co}}$ variation and clock skew. The clock is included in the TCCS measurement.						
	tcin	Delay from clock pad to I/O input register.						
	t <sub>co</sub>	Delay from clock pad to I/O output.						
	tcout	Delay from clock pad to I/O output register.						
	t <sub>DUTY</sub>	HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.						
	t <sub>FALL</sub>	Signal High-to-low transition time (80–20%).						
	t <sub>H</sub>	Input register hold time.						
	Timing Unit Interval (TUI)	HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = t <sub>c</sub> /w).						
	t <sub>INJITTER</sub>	Period jitter on PLL clock input.						
	t <sub>outjitter_dedclk</sub>	Period jitter on dedicated clock output driven by a PLL.						
	t <sub>outjitter_io</sub>	Period jitter on general purpose I/O driven by a PLL.						
	tpllcin	Delay from PLL inclk pad to I/O input register.						
	tpllcout	Delay from PLL inclk pad to I/O output register.						

Table 1-41. Glossary (Part 4 of 5)

Letter	Term	Definitions					
	Transmitter Output Waveform	Transmitter Output Waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards					
		Single-Ended Waveform					
		Positive Channel (p) = V <sub>OH</sub>					
		Negative Channel (n) = V <sub>OL</sub>					
		Ground					
		Differential Waveform (Mathematical Function of Positive & Negative Channel)  V <sub>OD</sub> 0 V  V <sub>OD</sub> p - n					
		р-п					
	t <sub>RISE</sub>	Signal Low-to-high transition time (20–80%).					
	t <sub>su</sub>	Input register setup time.					
U	_	_					

Table 1-41. Glossary (Part 5 of 5)

Letter	Term	Definitions						
V	V <sub>CM(DC)</sub>	DC Common Mode Input Voltage.						
	V <sub>DIF(AC)</sub>	AC differential Input Voltage: The minimum AC input differential voltage required for switching.						
	V <sub>DIF(DC)</sub>	DC differential Input Voltage: The minimum DC input differential voltage required for switching.						
	V <sub>ICM</sub>	Input Common Mode Voltage: The common mode of the differential signal at the receiver.						
	V <sub>ID</sub>	Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.						
	V <sub>IH</sub>	Voltage Input High: The minimum positive voltage applied to the input which is accepted by the device as a logic high.						
	V <sub>IH(AC)</sub>	High-level AC input voltage.						
	V <sub>IH(DC)</sub>	High-level DC input voltage.						
	V <sub>IL</sub>	Voltage Input Low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.						
	V <sub>IL (AC)</sub>	Low-level AC input voltage.						
	V <sub>IL (DC)</sub>	Low-level DC input voltage.						
	V <sub>IN</sub>	DC input voltage.						
	V <sub>OCM</sub>	Output Common Mode Voltage: The common mode of the differential signal at the transmitter.						
	V <sub>OD</sub>	Output differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{\text{OD}} = V_{\text{OH}} - V_{\text{OL}}$ .						
	V <sub>OH</sub>	Voltage Output High: The maximum positive voltage from an output which the device cons accepted as the minimum positive high level.						
	V <sub>OL</sub>	Voltage Output Low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.						
	V <sub>os</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .						
	V <sub>OX (AC)</sub>	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.						
	$V_{REF}$	Reference voltage for SSTL, HSTL I/O Standards.						
	V <sub>REF (AC)</sub>	AC input reference voltage for SSTL, HSTL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .						
	V <sub>REF (DC)</sub>	DC input reference voltage for SSTL, HSTL I/O Standards.						
	V <sub>SWING (AC)</sub>	AC differential Input Voltage: AC Input differential voltage required for switching. For the SSTL Differential I/O Standard, refer to Input Waveforms.						
	V <sub>SWING (DC)</sub>	DC differential Input Voltage: DC Input differential voltage required for switching. For the SSTL Differential I/O Standard, refer to Input Waveforms.						
	Vπ	Termination voltage for SSTL, HSTL I/O Standards.						
	V <sub>x (AC)</sub>	AC differential Input cross point Voltage: The voltage at which the differential input signals must cross.						
W	_	_						
X	_	_						
Υ	_	_						
Z	_	_						

# **Document Revision History**

Table 1–42 shows the revision history for this chapter.

**Table 1–42.** Document Revision History (Part 1 of 3)

Date and Document Version	Changes Made	Summary of Changes
June 2009 v3.0	<ul> <li>Changed chapter title from DC and Switching Characteristics to "Cyclone III Device Data Sheet" on page 1–1.</li> </ul>	_
	■ Updated (Note 1) to Table 1–23 on page 1–17.	
	<ul> <li>Updated "External Memory Interface Specifications" on page 1–23.</li> </ul>	
	<ul><li>Replaced Table 1–32 on page 1–23.</li></ul>	
	<ul><li>Replaced Table 1–33 on page 1–23.</li></ul>	
	<ul><li>Added Table 1–36 on page 1–26.</li></ul>	
	■ Updated "I/O Timing" on page 1–28.	
	<ul><li>Removed "Typical Design Performance" section.</li></ul>	
	Removed "I/O Timing" subsections.	
October 2008	<ul> <li>Updated chapter to new template</li> </ul>	_
v2.2	■ Updated Table 1–1, Table 1–3, and Table 1–18	
	<ul><li>Added (Note 7) to Table 1–3</li></ul>	
	<ul> <li>Added the "OCT Calibration Timing Specification" section</li> </ul>	
	<ul><li>Updated "Glossary" section</li></ul>	
July 2008	■ Updated Table 1–38	_
v2.1	<ul> <li>Added BLVDS information (I/O standard) into Table 1–39,</li> <li>Table 1–40, Table 1–41, Table 1–42</li> </ul>	
	■ Updated Table 1–43, Table 1–46, Table 1–47, Table 1–48, Table 1–49, Table 1–50, Table 1–51, Table 1–52, Table 1–53, Table 1–54, Table 1–55, Table 1–56, Table 1–57, Table 1–58, Table 1–59, Table 1–60, Table 1–61, Table 1–62, Table 1–63, Table 1–68, Table 1–69, Table 1–74, Table 1–75, Table 1–80, Table 1–81, Table 1–86, Table 1–87, Table 1–92, Table 1–93, Table 1–94, Table 1–95, Table 1–96, Table 1–97, Table 1–98, Table 1–99	

**Table 1–42.** Document Revision History (Part 2 of 3)

Date and Document Version	Changes Made	Summary of Changes
May 2008 v2.0	<ul> <li>Updated "Operating Conditions" section and included information on automotive device</li> </ul>	Updated the non-I/O Timing and I/O Timing sections and added automotive
	■ Updated Table 1–3, Table 1–6, and Table 1–7, and added automotive information	information.
	■ Under "Pin Capacitance" section, updated Table 1–9 and Table 1–10	
	Added new "Schmitt Trigger Input" section with Table 1–12	
	■ Under "I/O Standard Specifications" section, updated Table 1–13, 1–12 and 1–12	
	■ Under "Switching Characteristics" section, updated Table 1–19, 1–15, 1–16, 1–16, 1–17, 1–18, 1–19, 1–20, 1–21, 1–21, 1–23, 1–23, 1–23, 1–24, and 1–25	
	■ Updated Figure 1–5 and 1–29	
	Deleted previous Table 1-35 "DDIO Outputs Half-Period Jitter"	
	■ Under "I/O Timing" section, updated Table 1–38, 1–29, 1–32, 1–33, 1–26, and 1–26	
	■ Under "Typical Design Performance" section updated Table 1–46 through 1–145	
December 2007 v1.5	<ul><li>Under "Core Performance Specifications", updated Tables 1-18 and 1-19</li></ul>	Updated I/O timing numbers for EP3C25 and EP3C120 devices in conjunction
	■ Under "Preliminary, Correlated, and Final Timing", updated Table 1-37	with the Quartus II v7.2 SP1 release.
	■ Under "Typical Design Performance", updated Tables 1-45, 1-46, 1-51, 1-52, 1-57, 1-58, Tables 1-63 through 1-68. 1-69, 1-70, 1-75, 1-76, 1-81, 1-82, Tables 1-87 through 1-92, Tables 1-99, 1-100, 1-107, and 1-108	
October 2007	■ Updated the C <sub>VREFTB</sub> value in Table 1-9	Updated I/O Timing section and other
v1.4	<ul><li>Updated Table 1-21</li></ul>	parts of the document as well.
	<ul> <li>Under "High-Speed I/O Specification" section, updated Tables 1-25 through 1-30</li> </ul>	
	<ul><li>Updated Tables 1-31 through 1-38</li></ul>	
	Added new Table 1-32	
	Under "Maximum Input and Output Clock Toggle Rate" section, updated Tables 1-40 through 1-42	
	<ul><li>Under "IOE Programmable Delay" section, updated Tables 1-43 through 1-44</li></ul>	
	<ul> <li>Under "User I/O Pin Timing Parameters" section, updated Tables 1-45 through 1-92</li> </ul>	
	<ul> <li>Under "Dedicated Clock Pin Timing Parameters" section, updated Tables 1-93 through 1-108</li> </ul>	

**Table 1–42.** Document Revision History (Part 3 of 3)

Date and Document Version	Changes Made	Summary of Changes
July 2007 v1.3	Updated Table 1-1 with V <sub>ESDHBM</sub> and V <sub>ESDCDM</sub> information	_
	■ Updated R <sub>CONF_PD</sub> information in Tables 1-10	
	Added <i>Note (3</i> ) to Table 1-12	
	<ul> <li>Updated t<sub>DLOCK</sub> information in Table 1-19</li> </ul>	
	<ul> <li>Updated Table 1-43 and Table 1-44</li> </ul>	
	Added "Document Revision History" section	
June 2007 v1.2	Updated Cyclone III graphic in cover page.	Revised Cover
May 2007 v1.1	Corrected current unit in Tables 1-1, 1-12, and 1-14	Updated I/O Timing section and other parts of the document as well.
	Added <i>Note (3</i> ) to Table 1-3	
	<ul> <li>Updated Table 1-4 with I<sub>CCINTO</sub>, I<sub>CCAO</sub>, I<sub>CCD_PLLO</sub>, and I<sub>CCIOO</sub> information</li> </ul>	
	■ Updated Table 1-9 and added <i>Note (2</i> )	
	■ Updated Table 1-19	
	■ Updated Table 1-22 and added <i>Note (1</i> )	
	<ul> <li>Changed I/O standard from 1.5-V LVTTL/LVCMOS and 1.2-V LVTTL/LVCMOS to 1.5-V LVCMOS and 1.2-V LVCMOS in Tables 1-41, 1-42, 1-43, 1-44, and 1-45</li> </ul>	
	<ul> <li>Updated Table 1-43 with changes to LVPEC and LVDS and added Note (5)</li> </ul>	
	<ul><li>Updated Tables 1-46, 1-47, Tables 1-54 through 1-95, and Tables 1-98 through 1-111</li></ul>	
	<ul> <li>Removed speed grade –6 from Tables 1-90 through 1-95, and from Tables 1-110 through 1-111</li> </ul>	
	<ul> <li>Added a waveform (Receiver Input Waveform) in glossary under letter "R" (Table 1-112)</li> </ul>	
March 2007 v1.0	Initial release.	_



101 Innovation Drive San Jose, CA 95134 www.altera.com Technical Support www.altera.com/support Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.