

BGT70

Transceiver Chipset for Telecommunication Applications from 71 to 76 GHz

# CONFIDENTIAL - Provided under NDA Only

Datasheet

Revision: Rev. 1.0 2014-04-30



Confidential - provided under NDA

| Specification                    |  |  |  |  |  |  |
|----------------------------------|--|--|--|--|--|--|
| Date of Rev. History: 2014-04-30 |  |  |  |  |  |  |
| Previous Revi                    | sion: Target Specification Rev. 2.2          |  |  |  |  |  |
| Page                             | Subjects (major changes since last revision) |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |
|                                  |  |  |  |  |  |  |

#### Trademarks of Infineon Technologies AG

AURIX $^{\text{TM}}$ , C166 $^{\text{TM}}$ , Canpak $^{\text{TM}}$ , CIPOS $^{\text{TM}}$ , CIPURSE $^{\text{TM}}$ , EconoPack $^{\text{TM}}$ , CoolMos $^{\text{TM}}$ , CoolSet $^{\text{TM}}$ , CORECONTROL $^{\text{TM}}$ , CROSSAVE $^{\text{TM}}$ , DAVE $^{\text{TM}}$ , DI-POL $^{\text{TM}}$ , EasyPIM $^{\text{TM}}$ , EconoBRIDGE $^{\text{TM}}$ , EconoPlM $^{\text{TM}}$ , EconoPack $^{\text{TM}}$ , EiceDriver $^{\text{TM}}$ , eupec $^{\text{TM}}$ , FCOS $^{\text{TM}}$ , HITFET $^{\text{TM}}$ , HybridPack $^{\text{TM}}$ , ISOFACE $^{\text{TM}}$ , IsoPack $^{\text{TM}}$ , MIPAQ $^{\text{TM}}$ , ModStack $^{\text{TM}}$ , my-d $^{\text{TM}}$ , NovalithIC $^{\text{TM}}$ , OptiMoS $^{\text{TM}}$ , Origa $^{\text{TM}}$ , POWERCODE $^{\text{TM}}$ , PRIMARION $^{\text{TM}}$ , PrimePack $^{\text{TM}}$ , PrimeStack $^{\text{TM}}$ , PRO-SIL $^{\text{TM}}$ , PROFET $^{\text{TM}}$ , Rasic $^{\text{TM}}$ , ReverSave $^{\text{TM}}$ , Satric $^{\text{TM}}$ , Sieget $^{\text{TM}}$ , Sindrion $^{\text{TM}}$ , SipMoS $^{\text{TM}}$ , SmartLeWis $^{\text{TM}}$ , Solid Flash $^{\text{TM}}$ , Tempfet $^{\text{TM}}$ , thinQ! $^{\text{TM}}$ , Trenchstop $^{\text{TM}}$ , Tricore $^{\text{TM}}$ .

#### **Other Trademarks**

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-ig™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA, muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

## **Table of Content**

| 1     | Product Features                            | <del>6</del> |
|-------|---|--------------|
| 1.1   | Major Features of BGT70 Transceiver Chipset | ε            |
| 1.2   | Applications                                | ε            |
| 1.3   | Description                                 | 7            |
| 1.4   | Block Diagram of BGT70 Transceiver Chipset  | 7            |
| 1.5   | Pin Definition and Function                 | 8            |
| 2     | General Product Characteristic              | 10           |
| 2.1   | Absolute Maximum Ratings                    | 10           |
| 2.2   | Range of Functionality                      | 10           |
| 2.3   | Current Consumption                         | 11           |
| 2.4   | ESD Integrity                               | 11           |
| 2.5   | Thermal Resistance                          | 11           |
| 3     | Electrical Characteristic                   | 12           |
| 3.1   | LO Generation                               | 12           |
| 3.2   | Transmitter Chain                           | 12           |
| 3.3   | Receiver Chain                              | 14           |
| 3.4   | Temperature Sensor                          | 15           |
| 4     | Digital Control Interface                   | 16           |
| 4.1   | SPI (Serial Peripheral Interface)           | 16           |
| 4.2   | Module Description                          | 17           |
| 4.3   | Timing                                      | 18           |
| 4.4   | Logic Levels                                | 19           |
| 4.5   | Read Mode                                   | 21           |
| 4.6   | Write Mode                                  | 21           |
| 4.7   | Read Chip-ID Mode                           | 22           |
| 4.8   | Register Map                                | <b>2</b> 3   |
| 4.8.1 | Register VGA                                | 23           |
| 4.8.2 | Register Tx_MOD_I                           | 24           |
| 4.8.3 | Register Tx MOD Q                           | 24           |



| CINTI     | Transceiver for Telecommunication Applications fro                                     | BGT70<br>20 71 to 76 GHz |
|-----------|--|--------------------------|
| Confident | ial - provided under NDA   | Product Features         |
| 4.8.4     | Register General   | 25                       |
| 4.8.5     | Register MUX   | 26                       |
| 5         | Application Board  | 27                       |
| 5.1       | Bill-of-Materials  | 31                       |
| 6         | Package  | 32                       |
| List of   | Figures  |                          |
| Figure 1  | Block Diagram of BGT70 Transceiver Chipset   |                          |
| Figure 2  | Pin Number Assignment of BGT70 package eWLB PG-WFWLB-119-1 (Top View)                  | 8                        |
| Figure 3  | SPI Block Diagram  | 16                       |
| Figure 4  | SPI Protocol   | 17                       |
| Figure 5  | 4-wire SPI Interface Transmission Scheme.  | 18                       |
| Figure 6  | 4-wire SPI interface timing diagram  | 18                       |
| Figure 7  | Data Input DATA  | 20                       |
| Figure 8  | Data Output DATAOUT  | 20                       |
| Figure 9  | Clock Input CLK  | 20                       |
| Figure 10 | Enable Input ENABLE  | 21                       |
| Figure 11 | Read Mode Timing   | 21                       |
| Figure 12 | Write Mode Timing  | 22                       |
| Figure 13 | Read Chip-ID Mode Timing   | 22                       |
| Figure 14 | Top view of the Application Board BGT70  | 27                       |
| Figure 15 | Picture of Application Board for BGT70 after Assembly                                  | 28                       |
| Figure 16 | Schematic of BGT70 Application Circuit   | 29                       |
| Figure 17 | PLL Schematic used on BGT70 Evaluation Board   | 30                       |
| Figure 18 | Top View (left), Bottom View (right) and Side View of BGT70 in eWLB Package            | 32                       |
| Figure 19 | Dimension of eWLB Package PG-WFWLB-119-1 for BGT70 (left: top view; cente bottom view) | · · · · · ·              |
| Figure 20 | Tape and Reel Information of BGT70 in eWLB Package                                     | 34                       |
| List of   | Tables   |                          |
| Table 1   | Pin Definition and Function  | 8                        |



### **Confidential - provided under NDA**

**Product Features** 

| Table 2  | Absolute Maximum Ratings $T_b$ =-40 °C to 125 °C, ambient temperature not below -40 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified). Parameters not subject to production test  | .10 |
|----------|---|-----|
| Table 3  | Range of Functionality  | .10 |
| Table 4  | Current Consumption, Vcc= 3.135V to 3.465 and T <sub>b</sub> = -40 to +85°C   | .11 |
| Table 5  | ESD Integrity   | .11 |
| Table 6  | Thermal Resistance, no heat sink applied on top of the package  | .11 |
| Table 7  | Specifications for LO Generation, min and max values cover the specified frequency range, $f_{RF} = 70$ to 76GHz, temperature range, $T_b = -40$ to $+85$ °C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)   |     |
| Table 8  | Specifications for Transmit Chain ( <i>RF performance at the landing pad on EVB board</i> ), min and movalues cover the specified frequency range, $f_{RF}$ = 71 to 76GHz, temperature range, $T_b$ =-40 to+85° and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified) | C,  |
| Table 9  | Specifications for Receive Chain (RF performance at the landing pad on EVB board), min and maximal values cover the specified frequency range, $f_{RF}$ = 71 to 76GHz, temperature range, $T_b$ =-40 to+85° and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)     | C,  |
| Table 10 | Specifications for Temperature Sensor, min and max values cover the specified voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)   | .15 |
| Table 11 | SPI – Protocol Field Description  | .17 |
| Table 12 | Timing Characteristics, Vcc= $3.135$ to $3.465$ V, $T_b$ =- $40$ °C to $85$ °C, ambient temperature not below 40 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)  |     |
| Table 13 | Logic levels for pins DATA, DATAOUT, CLK, and ENABLE, Vcc= $3.135$ to $3.465$ V, $T_b$ =- $40$ °C to $85$ °C ambient temperature not below - $40$ °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).                                  | •   |
| Table 14 | Register Map  | .23 |
| Table 15 | Register VGA  | .23 |
| Table 16 | Register Tx_MOD_I   | .24 |
| Table 17 | Register Tx_MOD_Q   | .24 |
| Table 18 | Register General  | .25 |
| Table 19 | Register MUX  | .26 |
| Table 20 | Control Interface Description of BGT70 Application Board  | .28 |
| Table 21 | Bill-of-Material for application board BGT70  | .31 |

### 1 Product Features

### 1.1 Major Features of BGT70 Transceiver Chipset

- BGT70 covers the frequency range from 71 to 76 GHz
- Fabricated with silicon-germanium (SiGe) Infineon process technology
- Housed in a embedded Wafer Level Ball Grid Array (eWLB) package of Infineon technology
- BGT70 can be programmed via SPI interface to work either in transmit (Tx) or/and receive (Rx) mode
- Zero IF differential I/Q interface direct conversion architecture
- Differential RF transmit output signaling
- Differential RF receive input signaling
- Differential intermediate frequency I/Q signaling
- Peak detector at Modulator output on the transmit path
- Peak detector at PA output on the transmit path
- Built-in temperature sensor
- SPI interface
- BITE (Built in test equipment) for EOL test in production at Infineon to verify RF performance
- Can be used in TDD or FDD systems



| Product Name | Package              | Marking |
|--------------|----------------------|---------|
| BGT70        | PG-WFWLB-119-1, MSL1 | BGT70   |
|              |                      | TR11    |

### 1.2 Applications

Intended for E-Band, 71 to 76GHz, FDD or TDD systems for telecommunication applications.

# Confidential - provided under NDA

**Description** 

1.3

The connection to the basestation was so far planned for lower data rates (few 100MBit/s) and needs now increased capacity. To do so, the backhaul technology comes into place. A solution using wireless backhaul in the E-Band (71 to 76GHz and 81 to 86GHz) will open up more than 10GHz frequency range. This enables datarates higher than 1Gbit/s for video and data service, sufficient to support LTE/4G mobile communication. Infineon business approach will enable such Gigabit service with the latest E-Band chipsets. With Infineon's advanced SiGe (Silicon Germanium) technology with a transit frequency of 200GHz, it is possible to integrate all RF (Radio Frequency) building blocks, like Power Amplifier (PA), Low Noise Amplifier (LNA), Mixer, Variable Gain Amplifier (VGA), Voltage Controlled Oscillator (VCO) and more into a single chip. This technology is proven and fully qualified for other Infineon Millimeter- and Microwave chipsets already. Furthermore, Infineon is the leading company to house these single chipsets into a plastic embedded Wafer Level Ball Grid Array (eWLB) package which can be processed in standard SMT flow. With the Infineon packaged chipsets, customer can reduce production cost and time-to-market significantly.

#### 1.4 **Block Diagram of BGT70 Transceiver Chipset**




Figure 1 **Block Diagram of BGT70 Transceiver Chipset** 

### 1.5 Pin Definition and Function

**Figure 2** shows the bottom view of BGT70 package eWLB PG-WFWLB-119-1 with the pin number assignment.

The function of each pin is described in **Table 1** below.




Figure 2 Pin Number Assignment of BGT70 package eWLB PG-WFWLB-119-1 (Top View)

Table 1 Pin Definition and Function

|                |      | <del></del>                               |
|----------------|------|---|
| Pin No.        | Name | Function                                  |
| A3, A4, A11,   | Vcc  | DC supply for the transceiver chip – 3.3V |
| B4, B10,       |      |   |
| C3,            |      |   |
| F10, F11, F12, |      |   |
| G10, G11, G12, |      |   |
| L10,           |      |   |



**Confidential - provided under NDA** 

**Product Features** 

Table 1 Pin Definition and Function

| Pin No.                                 | Name     | Function   |  |  |  |  |
|---|----------|--|--|--|--|--|
| M11                                     | Name     | Tunction   |  |  |  |  |
| K3, L3, M2, M3                          | Vcc_Temp | Supply voltage for the temperature sensor – 3.3V         |  |  |  |  |
| F1, F2                                  | Vcc_VCO  | Supply voltage for the VCO – 3.3V                        |  |  |  |  |
| E1, E2                                  | Vtune    | VCO tuning voltage                                       |  |  |  |  |
| D1, D2                                  | SP1      | SPI Enable - chip select                                 |  |  |  |  |
| C1, C2                                  | SP2      | SPI Dataout - SPI data sequence (device → control board) |  |  |  |  |
| B1, B2                                  | SP3      | SPI clock  |  |  |  |  |
| A2, B3                                  | SP4      | SPI Data - SPI data sequence (control board → device)    |  |  |  |  |
| G1, G2                                  | MUXout   | MUX output (PPD_PA or PPD_MOD DC level output)           |  |  |  |  |
| H1, H2                                  | D_MOD    | Modulator detector output                                |  |  |  |  |
| L1, L2                                  | Temp     | Temperature sensor output – DC voltage                   |  |  |  |  |
| J1, J2                                  | Div      | Frequency divider output                                 |  |  |  |  |
| K1, K2                                  | DivX     | Complementary frequency divider output                   |  |  |  |  |
| B7                                      | Rx_In    | RF input of receiver                                     |  |  |  |  |
| B8                                      | Rx_Inx   | Complementary RF input of receiver                       |  |  |  |  |
| B11, B12                                | IFx_I_Rx | Complementary inphase IF output of receiver              |  |  |  |  |
| C11, C12                                | IF_I_Rx  | Inphase IF output of receiver                            |  |  |  |  |
| D11, D12                                | IFx_Q_Rx | Complementary Quadrature IF output of receiver           |  |  |  |  |
| E11, E12                                | IF_Q_Rx  | Quadrature IF output of receiver                         |  |  |  |  |
| <u>L7</u>                               | Tx_Out   | RF output of transmitter                                 |  |  |  |  |
| L8                                      | Tx_OuTx  | Complementary RF output of transmitter                   |  |  |  |  |
| L11, L12                                | IF_I_Tx  | Inphase IF input of transmitter                          |  |  |  |  |
| K11, K12                                | IFx_I_Tx | Complementary inphase IF input of transmitter            |  |  |  |  |
| J11, J12                                | IF_Q_Tx  | Quadrature IF input of transmitter                       |  |  |  |  |
| H11, H12                                | IFx_Q_Tx | Complementary Quadrature IF input of transmitter         |  |  |  |  |
| A5, A6, A9, A10,                        | GND      | Ground and thermal pads                                  |  |  |  |  |
| B5, B6, B9,                             |          |  |  |  |  |  |
| C4, C5, C6, C9, C10,                    |          |  |  |  |  |  |
| D3, D4, D5, D6, D9, D10,                |          |  |  |  |  |  |
| E3, E4, E5, E6, E9, E10,<br>F3, F8, F9, |          |  |  |  |  |  |
| G3, G9,                                 |          |  |  |  |  |  |
| H3, H4, H5, H6, H9, H10,                |          |  |  |  |  |  |
| J3, J4, J5, J6, J9, J10,                |          |  |  |  |  |  |
| K4, K5, K6, K9, K10,                    |          |  |  |  |  |  |
| L4, L5, L6, L9,                         |          |  |  |  |  |  |
| M4, M5, M6, M9, M10,                    |          |  |  |  |  |  |
| A1, A12, M1, M12                        |          | A1, A12, M1, M12 not connected to the RDL layer          |  |  |  |  |

Note: all pins described in the same line need to be connected on the PCB.

**BGT70** 

### 2 General Product Characteristic

The reference for all specified data is the Infineon application board (EVB) defined in chapter 5.

### 2.1 Absolute Maximum Ratings

**Table 2 Absolute Maximum Ratings T**<sub>b</sub>=-40 °C to 125 °C, ambient temperature not below -40 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified). Parameters not subject to production test

| Spec                       | Symbol             | Unit | Value |     |         | Condition               |
|----------------------------|--------------------|------|-------|-----|---------|-------------------------|
| Parameter                  |                    |      | min   | typ | max     |                         |
| Supply Voltage             | Vcc                | V    | -0.3  |     | 3.63    |                         |
| DC Voltage at RF Pins      | $VDC_{RF}$         | V    |       |     | 0       | Chip provides short to  |
|                            |                    |      |       |     |         | GND at the Tx and Rx    |
|                            |                    |      |       |     |         | RF pins                 |
| DC Voltage at all I/O Pins | V <sub>I/O</sub>   | V    | -0.3  |     | Vcc+0.3 | Not exceeding 3.63V     |
| DC Voltage at Tuning Port  | $V_{tune}$         | V    | -0.3  |     | 6       |                         |
| RF Input Power Level       | P <sub>RF</sub>    | dBm  |       |     | 0       | At the Rx input-port    |
| IF_Tx Input Power Level    | P <sub>IF_Tx</sub> | dBm  |       |     | 0       | At the IF_Tx input-port |
| Junction Temperature       | T <sub>j</sub>     | °C   | -40   |     | 170     |                         |
| Storage Temperature        | T <sub>stg</sub>   | °C   | -40   |     | 150     |                         |

Attention: Stresses exceeding the max values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

### 2.2 Range of Functionality

Table 3 Range of Functionality

| Spec                              | Symbol          | Unit | Value |       |       | Condition               |
|-----------------------------------|-----------------|------|-------|-------|-------|-------------------------|
| Parameter                         |                 |      | min   | typ   | max   |                         |
| Supply Voltage                    | Vcc             | V    | 3.135 | 3.300 | 3.465 |                         |
| Chip Silicon Backside Temperature | T <sub>b</sub>  | °C   | -40   |       | 85    | Measured with the on    |
| Range                             |                 |      |       |       |       | chip temperature sensor |
| Frequency Range                   | f <sub>RF</sub> | GHz  | 71    |       | 76    |                         |

BGT70

#### 2.3 **Current Consumption**

Table 4 Current Consumption, Vcc= 3.135V to 3.465 and  $T_b$ = -40 to +85°C

| Spec                               | Symbol | Unit |     | Value | Condition |             |
|------------------------------------|--------|------|-----|-------|-----------|-------------|
| Parameter                          |        |      |     | min   | typ       | max         |
| - IC powered on, Tx off, Rx off 1) | ICoff  | mA   | 200 | 270   | 340       |             |
| - Tx on, Rx off <sup>1,2)</sup>    | ICTx   | mA   | 400 | 480   | 560       | @ max power |
| - Tx off, Rx on <sup>1,3)</sup>    | ICRx   | mA   | 280 | 350   | 420       |             |
| - Tx on, Rx on <sup>1)</sup>       | ICTRx  | mA   | 460 | 560   | 660       | @ max power |

It includes the VCO and temperature sensor current consumption; typ Icc\_VCO= 38mA (50mA Max); Icc\_Tsense= 1.2mA Max

#### 2.4 **ESD Integrity**

Table 5 **ESD Integrity** 

| Spec                | Symbol               | Unit | Value |     |     | Condition   |
|---------------------|----------------------|------|-------|-----|-----|---|
| Parameter           |                      |      | min   | typ | max |   |
| ESD robustness, HBM | V <sub>ESD-HBM</sub> | kV   | -1    |     | 1   | According to JESD22-<br>A114, Equivalent<br>Circuit: R=1k5,<br>C=100pF, |
| ESD robustness, CDM | V <sub>ESD-CDM</sub> | V    | -250  |     | 250 | According to JESD22-<br>C101  |

#### 2.5 **Thermal Resistance**

Table 6 Thermal Resistance, no heat sink applied on top of the package

| Spec        | Symbol Unit Value |     |     | Condition |     |                  |
|-------------|-------------------|-----|-----|-----------|-----|------------------|
| Parameter   |                   |     | min | typ       | max |                  |
| Package Rth | R <sub>th</sub>   | K/W |     | 13        |     | Chip backside to |
|             |                   |     |     |           |     | landing pad      |

SPI register settings for Tx mode operation: register VGA= FF<sub>H</sub>, register TX\_MOD\_I= 40<sub>H</sub>, register TX\_MOD\_Q= 40<sub>H</sub>, register General= BC<sub>H</sub>, register MUX= 1<sub>H</sub>

SPI register settings for Rx mode operation: register VGA= 0H, register TX\_MOD\_I= 0H, register TX\_MOD\_Q= 0H, register TX\_MOD\_N= 0H, regis General= 3<sub>H</sub>, register MUX= 4<sub>H</sub>

Confidential - provided under NDA

**Electrical Characteristic** 

BGT70

### 3 Electrical Characteristic

### 3.1 LO Generation

**Table 7** Specifications for LO Generation, min and max values cover the specified frequency range,  $f_{RF}$ = 71 to 76GHz, temperature range,  $T_b$ =-40 to +85°C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec                             | Symbol                | Unit   |       | Value |            | Condition                    |
|----------------------------------|-----------------------|--------|-------|-------|------------|------------------------------|
| Parameter                        |                       |        | min   | typ   | max        |                              |
| LO Generation                    |                       |        |       |       |            |                              |
| Tunable Frequency Range          | f <sub>LO</sub>       | GHz    | 71.25 |       | 75.75      |                              |
| VCO Tuning Voltage Range         | V <sub>tune</sub>     | V      | 0     |       | 5.5        | Single tuning port           |
|                                  |                       |        |       |       | (5.8 opt.) |                              |
| Kvco                             | K <sub>vco</sub>      | GHz/V  | 0.5   |       | 5          | @ Tx output                  |
| Phase Noise                      |                       |        |       |       |            |                              |
| @100kHz Offset                   | PN <sub>ssb100k</sub> | dBc/Hz |       | -80   | -77        | @ Tx output                  |
| @1MHz Offset                     | PN <sub>ssb1M</sub>   | dBc/Hz |       | -100  | -97        | @ Tx output                  |
| @10MHz Offset                    | PN <sub>ssb10M</sub>  | dBc/Hz |       | -120  | -117       | @ Tx output                  |
| Divider Chain                    |                       |        |       |       |            |                              |
| Output Signaling                 |                       |        |       |       |            | Differential                 |
| Divider Ratio                    | $N_{DIV}$             |        |       | 64    |            | Referred to Tx output        |
|                                  |                       |        |       |       |            | frequency                    |
| Divider Output Power             | PDIV <sub>out</sub>   | dBm    | -10   | -7    | -4         | In 100 $\Omega$ differential |
|                                  |                       |        |       |       |            | load                         |
| Divider Output Coupling on Board | DIV <sub>AC</sub>     | nF     |       | 1     |            |                              |
| Divider Output Load Impedance    | $DIV_load$            | Ω      |       | 100   |            |                              |

### 3.2 Transmitter Chain

Table 8 Specifications for Transmit Chain (*RF performance at the landing pad on EVB board*), min and max values cover the specified frequency range,  $f_{RF}$ = 71 to 76GHz, temperature range,  $T_b$ =-40 to +85°C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec                  | Symbol               | Unit |     | Value |     | Condition                    |
|-----------------------|----------------------|------|-----|-------|-----|------------------------------|
| Parameter             |                      |      | min | typ   | max |                              |
| Tx Output             |                      |      |     |       |     |                              |
| Output Signaling      |                      |      |     |       |     | Differential                 |
| Output Referred P-1dB | OP-1dB <sub>Tx</sub> | dBm  | 8   | 13    |     | Differential in 100 $\Omega$ |



**Confidential - provided under NDA** 

**Electrical Characteristic** 

**BGT70** 

Table 8 Specifications for Transmit Chain (*RF performance at the landing pad on EVB board*), min and max values cover the specified frequency range, f<sub>RF</sub>= 71 to 76GHz, temperature range, T<sub>b</sub>=-40 to +85°C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec  | Symbol                | Unit |      | Value |      | Condition                       |
|---|-----------------------|------|------|-------|------|---------------------------------|
|   |                       |      |      |       |      | load; this value                |
|   |                       |      |      |       |      | includes the 2dB loss           |
|   |                       |      |      |       |      | of the eWLB package             |
| Output Referred IP3                         | OIP3 <sub>Tx</sub>    | dBm  | 16   | 20    |      | VGA setting 3F <sub>H</sub>     |
| Saturated Power                             | P <sub>sat</sub>      | dBm  | 11   | 15    |      | Differential in $100~\Omega$    |
|   |                       |      |      |       |      | load; this value                |
|   |                       |      |      |       |      | includes the 2dB loss           |
|   |                       |      |      |       |      | of the eWLB package             |
| Power Amplifier (PA) Control Step           | P_ctrl <sub>s</sub>   | dB   | 0.1  | 1     | 2    | Above -10dBm output             |
| (related to P_ctrl <sub>d</sub> definition) |                       |      |      |       |      | power, 6bits DAC VGA            |
| PA Control Dynamic Range                    | P_ctrl <sub>d</sub>   | dB   | 15   |       |      | -10dBm at each IF_Tx            |
| Tx Chain Gain (over Frequency)              | G <sub>Tx</sub>       | dB   | 24   | 28    | 32   | Referred to a single-           |
| @T <sub>b</sub> =25°C                       |                       |      |      |       |      | ended IF input, VGA             |
|   |                       |      |      |       |      | setting 3F <sub>H</sub>         |
| Tx Chain Gain Variation over                | G <sub>Tx, Temp</sub> | dB   | +6   |       | -6   | T <sub>b</sub> = -40 to +85°C   |
| Temperature                                 |                       |      |      |       |      |                                 |
| Noise Density at Tx Output                  | NF <sub>Tx</sub>      | dBm/ | -145 | -132  | -120 | Тур: VGA set to 3F <sub>н</sub> |
|   |                       | Hz   |      |       |      | Min: VGA set to F <sub>H</sub>  |
|   |                       |      |      |       |      | Max: VGA set to 3F <sub>H</sub> |
| LO feed-through level                       | LO <sub>s</sub>       | dBm  |      | -30   | -20  | After calibration               |
| Sideband Rejection                          | SB <sub>R</sub>       | dB   |      | 20    |      | Before calibration              |
| Tx-Port Output Impedance                    | Tx <sub>out</sub>     | Ω    |      | 100   |      | Differential                    |
| IF Interface to Tx Chain                    |                       |      |      |       |      |                                 |
| Input Signaling                             |                       |      |      |       |      | Differential                    |
| IF Bandwidth                                | IF_Tx <sub>BW</sub>   | MHz  |      | 500   | 1000 | For each channel                |
| IF Input Impedance                          | IF_Tx <sub>imp</sub>  | Ω    | 70   |       | 100  | Differential                    |
| IF Coupling on Board                        | IF_Tx <sub>c</sub>    |      |      | AC    |      |                                 |
| Additional Features Specification           |                       |      |      |       |      |                                 |
| Load Impedance for MUX Output               | Rmux <sub>load</sub>  | ΜΩ   |      | 1     |      | Capacitive load ≤20pF           |

**Confidential - provided under NDA** 

**Electrical Characteristic** 

Table 8 Specifications for Transmit Chain (*RF performance at the landing pad on EVB board*), min and max values cover the specified frequency range,  $f_{RF}$ = 71 to 76GHz, temperature range,  $T_b$ =-40 to +85°C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec                             | Symbol                | Unit | Value                           |                    |            | Condition             |
|----------------------------------|-----------------------|------|---------------------------------|--------------------|------------|-----------------------|
| PA Peak Detector Accuracy        | PPD_PA <sub>acc</sub> | dB   | -2                              | -2 +2              |            |                       |
| PA Peak Detector Dynamic Range   | PPD_PA <sub>Dr</sub>  | dBm  | -5                              |                    | 18         | Min. 10Bits ADC       |
| Output Power Vs PA Peak Detector | Pout                  | dBm  | Pout = t                        | * ln(\frac{PPD}{-} | $PA - y_0$ | PPD_PA selected via   |
| Readout Relation                 | PPD_PA                | V    |                                 |                    | $A_{l}$    | MUXout; this provides |
|                                  | (MUX out)             |      | $y_0 = 0.97278$ $A_1 = 0.12402$ |                    |            | the output power at   |
|                                  |                       |      | $t_1 = 6.48$                    | 48                 | ı          | the landing pad       |
| Modulator Detector Bandwidth     | D_MOD <sub>BW</sub>   | MHz  |                                 | 250                | 350        | -3dB Bandwidth        |

### 3.3 Receiver Chain

Table 9 Specifications for Receive Chain (*RF performance at the landing pad on EVB board*), min and max values cover the specified frequency range, f<sub>RF</sub>= 71 to 76GHz, temperature range, T<sub>b</sub>=-40 to +85°C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec   | Symbol                   | Unit | Value |     |     | Condition   |
|--|--------------------------|------|-------|-----|-----|---|
| Parameter  |                          |      | min   | typ | max |   |
| Rx Chain   |                          |      |       |     |     |   |
| Input Signaling  |                          |      |       |     |     | Differential  |
| Conversion Gain (over Frequency)                         | CG <sub>diff</sub>       | dB   | 16    | 20  | 24  | Differential in 400Ω load at IF Ports; this value includes the 2dB loss of the eWLB package |
| Conversion Gain Variation over                           | CG <sub>diff, Temp</sub> | dB   | +3    |     | -6  | T <sub>b</sub> = -40 to +85°C   |
| Temperature  |                          |      |       |     |     |   |
| Double-Side-Band Noise Figure                            | NFdsb                    | dB   | 6     | 8   | 12  | This value includes<br>the 2dB loss of the<br>eWLB package                                  |
| Input Referred P-1dB                                     | IP-1dB <sub>Rx</sub>     | dBm  | -18   | -14 |     |   |
| Input Referred IP3                                       | IIP3 <sub>Rx</sub>       | dBm  | -10   | -6  |     |   |
| Input Referred IP2 (related to 2 <sup>nd</sup> Harmonic) | IIP2 <sub>Rx</sub>       | dBm  | +25   | +35 |     |   |

**Confidential - provided under NDA** 

**Electrical Characteristic** 

Table 9 Specifications for Receive Chain (*RF performance at the landing pad on EVB board*), min and max values cover the specified frequency range, f<sub>RF</sub>= 71 to 76GHz, temperature range, T<sub>b</sub>=-40 to +85°C, and voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec                              | Symbol                | Unit |     | Value |      | Condition  |
|-----------------------------------|-----------------------|------|-----|-------|------|--|
| LO Residual Power at the Rx Input | LO <sub>res</sub>     | dBm  |     | -50   | -45  |  |
| RF-Port Input Impedance           | RF <sub>In</sub>      | Ω    |     | 100   |      | Differential                                     |
| Rx Chain to IF Interface          |                       |      |     |       |      |  |
| Output Signaling                  |                       |      |     |       |      | Differential                                     |
| IF Bandwidth                      | IF_Rx <sub>BW</sub>   | MHz  |     | 500   | 1000 | For each channel                                 |
| IF Load Impedance                 | IF_Rx <sub>load</sub> | Ω    | 400 |       |      | Differential. Load the                           |
|                                   |                       |      |     |       |      | IF buffer can drive.                             |
| IF Coupling on Board              | IF_Rx <sub>c</sub>    |      |     | AC    |      |  |
| I/Q Amplitude Imbalance           | $IQ_{\DeltaA}$        | dB   |     |       | 1    |  |
| Absolute I/Q Phase Imbalance      | $IQ_{\Delta \phi}$    | deg  |     | 7     | 10   | @ typ Vcc,T <sub>b</sub> , IF_Rx <sub>BW</sub> , |
|                                   |                       |      |     |       |      | and f <sub>LO</sub> = 73.5GHz                    |
| Relative I/Q Phase Imbalance      | $IQ_{\Delta \phi R}$  | deg  | -3  | 0     | 3    | Deviation of $IQ_{\Delta\phi}$ over              |
|                                   |                       |      |     |       |      | Vcc, T <sub>b</sub> , IF_Rx <sub>BW</sub> , and  |
|                                   |                       |      |     |       |      | f <sub>LO</sub>                                  |

### 3.4 Temperature Sensor

**Table 10 Specifications for Temperature Sensor**, min and max values cover the specified voltage supply range, Vcc= 3.135 to 3.465V (unless otherwise specified)

| Spec                              | Symbol                | Unit | Value                                |            |       | Condition             |
|-----------------------------------|-----------------------|------|--------------------------------------|------------|-------|-----------------------|
| Parameter                         |                       |      | min                                  | typ        | max   |                       |
| Temperature Range                 | T <sub>b</sub>        | °C   | -40                                  |            | +125  |                       |
| Temperature Sensor Output Voltage | Tsense                | ٧    | 1.135                                |            | 2.01  |                       |
| Range                             |                       |      |                                      |            |       |                       |
| Chip Backside Temperature (Temp)  | Temp                  | °C   | $Temp = \frac{Tsense - a}{Tsense}$ ; |            |       | See also Tsense_off   |
| Vs Temperature Sensor Readout     | Tsense                | V    |                                      | b<br>1.36; | ,     | and Tsense_sl         |
| (Tsense) Relation                 |                       |      |                                      | 0.005      | 1     |                       |
| Temperature Sensor Offset (a)     | Tsense_off            | V    | 1.335                                | 1.36       | 1.385 |                       |
| Temperature Sensor Slope (b)      | Tsense_sl             | mV/K |                                      | 5          |       |                       |
| Load Impedance for Tsense Output  | Rsens <sub>load</sub> | МΩ   |                                      | 1          |       | Capacitive load ≤20pF |

**Digital Control Interface** 

BGT70

### 4 Digital Control Interface

### 4.1 SPI (Serial Peripheral Interface)

The BGT70 is configured using a 4-wire SPI slave interface. The interface is always enabled and works autonomous; therefore no registers are required to control the SPI interface. It is used to configure the internal modules of the BGT70 chip via registers. The main tasks are to set the mode of operation of the Tx and/or Rx chain. Communication with an external micro controller is done via the four dedicated pins DATAOUT, DATA, CLK and ENABLE.




Figure 3 SPI Block Diagram

The SPI interface consists of a 16-bit shift register and six 8-bit registers (**Figure 3**). The interface is programmed by a 16-bit sequence consisting of a control (CMD)/address (ADDR) byte and a data byte (DATA).

The transceiver circuit is configured by writing configuration data into the six 8-bit registers (Register 0 to Register 5). The chip ID (set by 48 ID fuses) can be read back by applying a read chip-ID command.

**Digital Control Interface** 

### 4.2 Module Description

The SPI interface is programmed by a 16bit sequence consisting of two mode bits CMD, 6 address bits ADDR and 8 data bits DATA. This sequence is described in **Figure 4** and **Table 11**. The mode CMD is used to choose between read and write access.




Figure 4 SPI Protocol

Table 11 SPI – Protocol Field Description

| Field | Bit position | Description                        |
|-------|--------------|------------------------------------|
|       |              | Mode bit:                          |
|       |              | 11 <sub>B</sub> – write            |
| CMD   | 15:14        | 10 <sub>B</sub> – read             |
|       |              | 01 <sub>B</sub> – not used         |
|       |              | 00 <sub>B</sub> – read out chip ID |
| 4000  | 13:11        | 000 <sub>B</sub> – reserved        |
| ADDR  | 10:8         | Register address                   |
| DATA  | 7:0          | Data                               |

Confidential - provided under NDA

Digital Control Interface

### 4.3 Timing

The signal ENABLE acts as chip select and is low-active. The transmission of the serial data provided to the serial data input DATA is started by a negative edge on the enable input ENABLE. Data at the serial input DATA is then read at the falling edge of the clock input CLK. The most significant bit (MSB) is read first (**Figure 5** and **Figure 6**).

The serial output DATAOUT is high impedance while ENABLE remains inactive (logic high). Output data is clocked out at the rising edge of the clock input CLK with the MSB first. The timing parameters specified in **Table 12** have to be considered.




Figure 5 4-wire SPI Interface Transmission Scheme.




Figure 6 4-wire SPI interface timing diagram

**Confidential - provided under NDA** 

**Digital Control Interface** 

**Table 12** Timing Characteristics, Vcc= 3.135 to 3.465V, T<sub>b</sub>=-40 °C to 85 °C, ambient temperature not below -40 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

| Parameter   | Symbol                 |      | Limit Values |      |     |  |  |
|---|------------------------|------|--------------|------|-----|--|--|
|   |                        | Min. | Тур.         | Max. |     |  |  |
| Serial clock frequency  | f <sub>CLK</sub>       |      |              | 50   | MHz |  |  |
| Serial clock high time  | t <sub>CLK(H)</sub>    | 10   |              |      | ns  |  |  |
| Serial clock low time   | t <sub>CLK(L)</sub>    | 10   |              |      | ns  |  |  |
| Enable lead time  | t <sub>ENA(lead)</sub> | 20   |              |      | ns  |  |  |
| Enable select lag time  | t <sub>ENA(lag)</sub>  | 20   |              |      | ns  |  |  |
| Data setup time   | t <sub>DATA(su)</sub>  | 10   |              |      | ns  |  |  |
| Data hold time  | t <sub>DATA(h)</sub>   | 10   |              |      | ns  |  |  |
| Clock to serial output valid time<br>(Load capacitance ≤20pF) | t <sub>so(v)</sub>     |      |              | 20   | ns  |  |  |
| Enable to serial output active time                           | t <sub>SO(en)</sub>    |      |              | 100  | ns  |  |  |
| Enable to serial output high impedance                        |                        |      |              |      |     |  |  |
| time  | $\mathbf{t}_{SO(dis)}$ |      |              | 100  | ns  |  |  |

### 4.4 Logic Levels

The digital inputs are designed to be compatible with standard CMOS / TTL levels (reported in Table 13). Unconnected input pins are at HIGH level. I/O interface is shown in Figure 7 to Figure 10.

Table 13 Logic levels for pins DATA, DATAOUT, CLK, and ENABLE, Vcc=3.135 to 3.465V,  $T_b=-40$  °C to 85 °C, ambient temperature not below -40 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

| Parameter                                  | Symbol              | Limit Values | Unit |      |    |
|--|---------------------|--------------|------|------|----|
|  |                     | Min.         | Тур. | Max. |    |
| LOW level / input (DATA, CLK, ENABLE)      | $V_{IN(L)}$         | 0            |      | 0.8  | V  |
| HIGH level / input (DATA, CLK, ENABLE)     | V <sub>IN(H)</sub>  | 2.0          |      | Vcc  | V  |
| Input current (0V ≤ V <sub>IN</sub> ≤ Vcc) | I <sub>IN</sub>     | -150         |      | 150  | μΑ |
| LOW level / output (DATAOUT)               | V <sub>OUT(L)</sub> | 0            |      | 0.66 | V  |
| HIGH level / output (DATAOUT)              | V <sub>OUT(H)</sub> | Vcc - 0.66   |      | Vcc  | V  |
| Output current (LOW)                       | I <sub>OUT(L)</sub> | -1.5         |      |      | mA |
| Output current (HIGH)                      | I <sub>OUT(H)</sub> | 1.5          |      |      | mA |



**Confidential - provided under NDA** 




Figure 7 Data Input DATA




Figure 8 Data Output DATAOUT




Figure 9 Clock Input CLK

BGT70

Confidential - provided under NDA




Figure 10 Enable Input ENABLE

### 4.5 Read Mode

**Figure 11** shows a read command. The two most significant bits are set to 10<sub>B</sub> to select the read mode, followed by three 0<sub>B</sub>s and three address bits (A2, A1 and A0) to select one of the six registers. The read sequence consists of two parts. In a first step, a read command is sent to the interface. The first most significant bit is set to 1<sub>B</sub> followed by four bit set to 0<sub>B</sub>, 10000<sub>B</sub>, followed by three address bits (A2, A1 and A0) and eight data bits which may contain any arbitrary value. During the second part of the read sequence the selected 8-bit section is provided at DATAOUT. The command/address/data bits at DATA may contain any value.




Figure 11 Read Mode Timing

#### 4.6 Write Mode

**Figure 12** shows a write command. The two most significant bits are 1<sub>B</sub> to select the write mode, followed by three 0<sub>B</sub>s and three address bits (A2, A1 and A0) to select one of the six registers. The programming sequence is completed by eight data bits. While the 16-bit sequence consisting of

Confidential - provided under NDA

**Digital Control Interface** 

command/address and data is clocked into the interface, 16 bits are shifted out at DATAOUT. The content of these bits depends on the previous command. The content of these bits depends on the previous command. If the previous command was a "Read chip-ID" the bits correspond to the selected 16-bit section of the chip ID (see section 4.7). If the previous command was a "Read" command then the content of the 8 lower bits corresponds to the content of the register that has been read. In all other cases the 16 bits at DATAOUT correspond to the previous command/address/data sequence.




Figure 12 Write Mode Timing

### 4.7 Read Chip-ID Mode

**Figure 13** shows a chip-ID read sequence. The chip-ID consists of 48 bits. It is read in three 16-bit sections, the section to be read is selected by two address bits (A1, A0). Valid addresses are 0<sub>H</sub> to 2<sub>H</sub>. The read sequence consists of two parts. In a first step, a read command is sent to the interface. The six most significant bits are 0<sub>B</sub>, followed by two address bits (A1, A0) and eight data bits which may contain any arbitrary value. During the second part of the read chip-ID sequence the selected 16-bit section of the chip-ID is provided at DATAOUT. During the second part of the read chip-ID sequence the command/address/data bits at DATA may contain any value, as well as a further "Read chip-ID" command (next 16bits sequence), "Read" or "Write" command.




Figure 13 Read Chip-ID Mode Timing

**Confidential - provided under NDA** 

**Digital Control Interface** 

BGT70 and BGT80 are identified by the bit 7 of the second (CMD  $1_H$ ) 16bits string of the Chip-ID read sequence. This bit is set to  $0_B$  for BGT70 and  $1_B$  for BGT80.

### 4.8 Register Map

In table 4 an overview of the registers is presented.

Table 14 Register Map

| Register | Register Address    | Register Short<br>Name | Function                    | Description       |
|----------|---------------------|------------------------|-----------------------------|-------------------|
| 0        | 000000 <sub>B</sub> | VGA                    | VGA control                 | See section 4.8.1 |
| 1        | 000001 <sub>B</sub> | Tx_MOD_I               | DAC channel I control       | See section 4.8.2 |
| 2        | 000010 <sub>B</sub> | Tx_MOD_Q               | DAC channel I control       | See section 4.8.3 |
| 3        | 000011 <sub>B</sub> | General                | Tx chain, Rx chain control  | See section 4.8.4 |
| 4        | 000100 <sub>B</sub> | MUX                    | MUX control, Buffer PPD_MOD | See section 4.8.5 |
| 5        | 000101 <sub>B</sub> | not used               |                             |                   |

## 4.8.1 Register VGA

The register is used to control the VGA in the transmitter chain.

7 6 5 4 3 2 1 0

| sw_Buff_V<br>GA | sw_DAC_<br>VGA | DAC_VGA |
|-----------------|----------------|---------|
|-----------------|----------------|---------|

### Table 15 Register VGA

| Field       | Bit | Туре | Description   | Reset Value         |
|-------------|-----|------|---|---------------------|
| sw Buff VGA | 7   | rw   | Enable/disable the buffer which drives the power amplifier 1 <sub>B</sub> enabled               | $0_{B}$             |
|             |     |      | 0 <sub>B</sub> disabled   |                     |
|             |     |      | Enable/disable the DAC which sets the VGA   | _                   |
| sw_DAC_VGA  | 6   | rw   | 1 <sub>B</sub> enabled  | $0_{B}$             |
|             |     |      | 0 <sub>B</sub> disabled   |                     |
| DAC_VGA     | 5:0 | rw   | Variable gain amplifier control / output power control 111111 <sub>B</sub> highest output power | 000000 <sub>B</sub> |
| _           |     |      | 000000 <sub>B</sub> lowest output power sw_Buff_VGA   |                     |

**Confidential - provided under NDA** 

**Digital Control Interface** 

### 4.8.2 Register Tx\_MOD\_I

The register is used to control the DAC which is used to calibrate the channel I of the I/Q modulator in the transmitter chain.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|---|---|---|---|---|---|---|---|
|--|---|---|---|---|---|---|---|---|

| n.u. | sw_DAC_I | DAC_MOD_I |
|------|----------|-----------|
|------|----------|-----------|

### Table 16 Register Tx\_MOD\_I

| Field     | Bit | Туре | Description   | Reset Value         |
|-----------|-----|------|---|---------------------|
| n.u.      | 7   | rw   | Not used  | 0 <sub>B</sub>      |
| sw_DAC_I  | 6   | rw   | Enable/disable the DAC which calibrates the channel I of the Tx modulator. $1_{B}$ enabled $0_{B}$ disabled                     | Ов                  |
| DAC_MOD_I | 5:0 | rw   | DAC_I current for modulator calibration 111111 <sub>B</sub> highest added current 000000 <sub>B</sub> lowest subtracted current | 000000 <sub>B</sub> |

### 4.8.3 Register Tx\_MOD\_Q

The register is used to control the DAC which is used to calibrate the channel Q of the I/Q modulator in the transmitter chain.

7 6 5 4 3 2 1 0

| n.u. | sw_DAC_Q | DAC_MOD_Q |
|------|----------|-----------|
|------|----------|-----------|

### Table 17 Register Tx\_MOD\_Q

| Field     | Bit | Туре | Description   | Reset Value         |
|-----------|-----|------|---|---------------------|
| n.u.      | 7   | rw   | Not used  | $0_{B}$             |
| sw_DAC_Q  | 6   | rw   | Enable/disable the DAC which calibrates the channel Q of the Tx modulator.<br>$1_{B}$ enabled $0_{B}$ disabled                  | Ов                  |
| DAC_MOD_Q | 5:0 | rw   | DAC_Q current for modulator calibration 111111 <sub>B</sub> highest added current 000000 <sub>B</sub> lowest subtracted current | 000000 <sub>B</sub> |

**Confidential - provided under NDA** 

**Digital Control Interface** 

### 4.8.4 Register General

The register is used to activate/deactivate several blocks in the transmitter chain as well in the receiver chain. The last bit is used to enable the PA.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
|   |   |   |   |   |   |   |   |

| sw_PA n.u. sw_Buff_<br>od | MOD_I | MOD_Q | sw_LO_TX | sw_LO_RX | RX_SPI |
|---------------------------|-------|-------|----------|----------|--------|
|---------------------------|-------|-------|----------|----------|--------|

### Table 18 Register General

| Field       | Bit | Туре | Description   | Reset Value    |
|-------------|-----|------|---|----------------|
| sw_PA       | 7   | rw   | Enable/disable the power amplifier $1_{\text{B}}$ enabled $0_{\text{B}}$ disabled   | O <sub>B</sub> |
| n.u.        | 6   | rw   | Not used  | O <sub>B</sub> |
| sw_Buff_Mod | 5   | rw   | Enable/disable the channel I of the transmitter I/Q modulator.<br>$1_{B}$ enabled $0_{B}$ disabled                                    | O <sub>B</sub> |
| MOD_I       | 4   | rw   | Enable/disable the channel I of the transmitter I/Q modulator.<br>$1_{B}$ enabled $0_{B}$ disabled                                    | O <sub>B</sub> |
| MOD_Q       | 3   | rw   | Enable/disable the channel Q of the transmitter I/Q modulator.<br>$1_{B}$ enabled $0_{B}$ disabled                                    | O <sub>B</sub> |
| sw_LO_TX    | 2   | rw   | Enable/disable the blocks of the local oscillator distribution network which drives the Tx chain.<br>$1_{B}$ enabled $0_{B}$ disabled | Ов             |
| sw_LO_RX    | 1   | rw   | Enable/disable the blocks of the local oscillator distribution network which drives the Rx chain.<br>$1_{B}$ enabled $0_{B}$ disabled | Ов             |
| RX_SP       | 0   | rw   | Enable/disable the Rx chain.<br>$1_{\rm B}$ enabled<br>$0_{\rm B}$ disabled   | Ов             |

**Confidential - provided under NDA** 

**Digital Control Interface** 

### 4.8.5 Register MUX

The register is used to mux the outputs of the two peak detectors in the power amplifier chain. This register is also use to activate/deactivate the wideband buffer connected directly at the output of the modulator peak detector.

| 7    | 6    | 5    | 4    | 3    | 2               | 1   | 0   |
|------|------|------|------|------|-----------------|-----|-----|
| n.u. | n.u. | n.u. | n.u. | n.u. | SPI_buf_<br>dec | MUX | MUX |

### Table 19 Register MUX

| Field   | Bit | Туре | Description  | Reset Value     |
|---------|-----|------|--|-----------------|
| n.u.    | 7   | rw   | Not used   | $0_{B}$         |
| n.u.    | 6   | rw   | Not used   | O <sub>B</sub>  |
| n.u.    | 5   | rw   | Not used   | O <sub>B</sub>  |
| n.u.    | 4   | rw   | Not used   | O <sub>B</sub>  |
| n.u.    | 3   | rw   | Not used   | O <sub>B</sub>  |
| D_MOD   | 2   | rw   | Enable/disable the broadband output buffer of the modulator envelope detector (AC out) $0_B$ enabled $1_B$ disabled                  | 1 <sub>B</sub>  |
| MUX out | 1:0 | rw   | Select output either from PPD PA or from PPD buffer MOD 00 <sub>B</sub> PPD_MOD output enabled 01 <sub>B</sub> PPD_PA output enabled | 00 <sub>B</sub> |

**Confidential - provided under NDA** 

**Application Board** 

BGT70

### 5 Application Board

**Figure 14** shows the top view of the layout of the application board for BGT70. For specific info about the BGT70 board design please refer to the Infineon application note *AN337* and to the reccomendation for eWLB assembly included in the document: *Recommendations for Printed Circuit Board Assembly of Infineon xWLy Packages*.




Figure 14 Top view of the Application Board BGT70

**Figure 15** shows the top view picture of BGT70 after assembly. IF interface can be connected via the SMA ports (upper side). On-Board mode conversion circuits (differential <-> single mode) are implemented for the RF Tx and Rx ports. The Tx port is on the middle right side and Rx port on the middle left side. They can be connected with WR-12 waveguides. Down left side are the sense pins while the DC supply pins are on the bottom right corner. **Figure 16** presents the schematic of the application circuit while **Figure 17** the schematic of the PLL circuit implemented on the EVB.

**Application Board** 

**BGT70** 




Figure 15 Picture of Application Board for BGT70 after Assembly

Table 20 Control Interface Description of BGT70 Application Board

| Pin             | Function                     | Description                   |  |  |
|-----------------|------------------------------|-------------------------------|--|--|
| Header          |                              |                               |  |  |
| Vcc             | DC supply                    | 6 V                           |  |  |
| Muxout          | DC output                    | PPD_PA or PPD_MOD             |  |  |
| DMOD            | Broadband, 250MHz, AC output | PPD_MOD                       |  |  |
| IF_I_Rx/IF_Q_Rx | AC output                    | IF differential IQ Rx signals |  |  |
| IF I Tx/IF Q Tx | AC input                     | IF differential IQ Tx signals |  |  |

**Confidential - provided under NDA** 

**Application Board** 




Figure 16 Schematic of BGT70 Application Circuit

**Application Board** 




Figure 17 PLL Schematic used on BGT70 Evaluation Board



**Confidential - provided under NDA** 

**Application Board** 

### 5.1 Bill-of-Materials

Table 10 below shows the Bill-of-Material for application board BGT70.

| Designator              | Part Number            | Package  | Quantity     |
|-------------------------|------------------------|--|--------------|
| U1                      | ADF4158                | LFCSP  | 1            |
| J7                      | ADP151AUJZ-3.3-R7      | TSOT-5   | 1            |
| J5                      | ADP3300ARTZ-3.3RL7     | SOT-23   | 1            |
| J6                      | ADP3334ARMZ            | SOIC-8   | 1            |
| 31                      | 7 12 1 333 17 11 11 12 | BGT70  | 1            |
| C200, C206              | 470nF                  | 0603   | 2            |
| C201, C207              | 1uF                    | 0603   | 2            |
| 230                     | 22uF                   | 0805   | 1            |
|                         |                        | 1210   | 3            |
| C1, C4, C221            | 22uF                   |  | 1            |
| C19                     | 10uF                   | 1210   | 1            |
| C2, C7, C20, C22, C212, | 100-5                  | 0.402  |              |
| C218, C219              | 100nF                  | 0402   | 7            |
| C23, C24, C25           | 10pF                   | 0402   | 3            |
| 226                     | 47nF                   | 0603   | 1            |
| 227                     | 22nF                   | 0603   | 1            |
| 228                     | 680nF                  | 0603   | 1            |
| 229                     | 1nF                    | 0402   | 1            |
| C3, C21                 | 10uF                   | 1206   | 2            |
| C31                     | 100nF                  | 0402   | 1            |
| C45, C46                | 470nF                  | 0603   | 2            |
| C47                     | 100pF                  | 0402   | 1            |
| C48                     | 1uF                    | 0603   | 1            |
| C49                     | 4.7uF                  | 0603   | 1            |
| C5, C6, C11, C12, C13,  |                        |  |              |
| C14, C15, C16, C17, C18 | 1nF                    | 0402   | 10           |
| C51, C52                | 1uF                    | 0603   | 2            |
| C8, C9, C10, C44        | 10nF                   | 0402   | 4            |
| CON2                    |                        | 2x1 connector                                    | 1            |
| SMA1, SMA2, SMA3,       |                        | ZXI COMPCCCO                                     | <del>-</del> |
| SMA4, SMA5, SMA6,       |                        |  |              |
| SMA7, SMA8              | SMA                    | Edge Launch SMA                                  | 8            |
| SMA9, SMA10             | SIVIA                  | <del>                                     </del> | 2            |
|                         | ET222DI                | Edge Launch SMA                                  |              |
| U201                    | FT232RL                | SSOP-28  | 1            |
| J200                    | SAK-XC2336B-40F80L AA  | QFP127P600-8N                                    | 1            |
| .1                      | 1uH (1210)             | 1210   | 1            |
| ED201                   | LED                    | 0805   | 1            |
| J8                      | LT3030EUFD#PBF         | LT3030   | 1            |
| CON3                    |                        | Mini USB   | 1            |
| CON1                    | Molex                  | Molex 2 Pin                                      | 1            |
| CON200                  | DAP_CON                | DAP_CON  | 1            |
| R1, R2, R3, R10, R12,   |                        |  |              |
| R13                     | 10R                    | 0402   | 6            |
| R11                     | 5k1                    | 0402   | 1            |
| R18, R26, R28, R201     | 1k                     | 0402   | 4            |
| R19                     | 330k                   | 0402   | 1            |
| R20                     | 255k                   | 0402   | 1            |
| R202, R203, R204, R205, |                        |  |              |
| R206                    | 10k                    | 0402   | 5            |
| R22, R24                | 237k                   | 0603   | 2            |
| R25                     | 62k                    | 0402   | 1            |
| R27                     | 2k                     | 0402   | 1            |
|                         |                        |  | -            |
| R4, R23                 | 402k                   | 0603   | 2            |
| R5, R7                  | 1M                     | 0402   | 2            |
| R6                      | 100R                   | 0402   | 1            |
| R8, R14, R15, R16, R17, |                        |  |              |
| R21                     | Open                   | 0402   | 6            |
| R9                      | 47R                    | 0402   | 1            |
| U2                      | T604-040.0M            | T604-40M   | 1            |

**Package** 

**BGT70** 

### 6 Package

The BGT70 chipset is in eWLB type package PG-WFWLB-119-1 with bump balls of diameter of 300  $\mu$ m and height of 150  $\mu$ m. According to IPC/JEDEC's J-STD-20, the moisture sensitivity level, MSL, is 1. **Figure 18** shows the BGT70 package. **Figure 19** shows the physical dimension of it. The package size is 6.0 x 6.0 x 0.8 mm³ with pitch of 500  $\mu$ m.




Figure 18 Top View (left), Bottom View (right) of BGT70 in eWLB Package





Figure 19 Dimension of eWLB Package PG-WFWLB-119-1 for BGT70 (left: top view; center: side view; right: bottom view)

### **Confidential - provided under NDA**

**Package** 

### Tape and reel information:

- Solder balls at bottom side, marking at top side
- 3000 pcs per reel





Confidential - provided under NDA

**Package** 




Figure 20 Tape and Reel Information of BGT70 in eWLB Package

www.infineon.com