Stratix FPGA Series Package & I/O Matrix



■ Vertical migration (Same V _{CC} , GND, ISP, and input pins). User I/O may be less than labelled for vertical migration.		ا		r atix I nsity, Hi		V) ormance		Stratix II GX (1.2 V) 6.375-Gbps Transceivers							Stratix (1.5 V) High Density, High Performance							Stratix GX (1.5 V) 3.1875-Gbps Transceivers							
All Stratix® series device	or vertical migration. es are offered in commercial ures and lead-free packages.	EP2S15	EP2S30	EP2S60	EP2S90	EP2S130	EP2S180	EP2SGX30C	EP2SGX30D	EP2SGX60C	EP2SGX60D	EP2SGX60E	EP2SGX90E	EP2SGX90F	EP2SGX130G	EP1510	EP1520	EP1525	EP1530	EP1540	EP1560	EP1580	EP1SGX10C	EP1SGX10D	EP1SGX25C	EP15GX25D	EP1SGX25F	EP1SGX40D	EP1SGX40G
FineLine BGA® (F)	484-Pin FBGA (FlipChip)	342	342	334																									
	672-Pin FBGA (FlipChip)	366	500	492																			362	362	455	455			
	672-Pin FBGA (Wirebond)	_														345	426	473											
	780-Pin FBGA				534	534		361	361	364	364					426	586	697	589	615									
	1,020-Pin FBGA			718	758	742	742											706	726	773	773	773				607	607	624	624
	1,152-Pin FBGA											534	558																
	1,508-Pin FBGA				902	1,126	1,170					_		650	734					822	1,022	1,203							
Hybrid FBGA (H)	484-Pin HFBGA				308																								
Ball-Grid Array (B)	672-Pin BGA															356	426	473											
	956-Pin BGA																		683	683	683	683							

Stratix FPGA Series Configuration Devices

	ı	Stratix II (1.2 V) High Density, High Performance					Stratix II GX (1.2 V) 6.375-Gbps Transceivers						Stratix (1.5 V) High Density, High Performance						Stratix GX (1.5 V) 3.1875-Gbps Transceivers									
	EP2S15	EP2S30	EP2560	EP2S90	EP25130	EP2S180	EP256X30C	EP2SGX30D	EP2SGX60C	EP2SGX60D	EP2SGX60E	EP2SGX90E	EP2SGX90F	EP2SGX130G	EP1510	EP1520	EP1525	EP1530	EP1540	EP1560	EP1580	EP1SGX10C	EP1SGX10D	EP15GX25C	EP15GX25D	EP1SGX25F	EP1SGX40D	EP1SGX40G
Configuration File Size (Mbits)	5	10	17	28	40	53	10	10	17	17	17	28	28	40	3.53	5.9	7.89	10.38	12.39	17.54	23.83	3.58	3.58	7.95	7.95	7.95	12.53	12.53
Number of EPCS4 Devices (4 Mbits)	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-
Number of EPCS16 Devices (16 Mbits)	1	1	1	_	_	_	1	1	1	1	1	_	_	-	-	_	-	_	_	_	_	_	_	_	_	_	-	-
Number of EPCS64 Devices (64 Mbits)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Number of EPC2 Devices (1.6 Mbits)	2	4	7	11	16	21	4	4	7	7	7	11	11	16	3	4	5	7	8	11	15	3	3	5	5	5	8	8
Number of EPC4 Devices (4 Mbits)	1	_	_	_	_	_	_	_	_	_	_	_	_	_	1	1	_	_	_	_	_	1	1	_	_	_	_	_
Number of EPC8 Devices (8 Mbits)	1	1	1	_	_	_	1	1	1	1	1	_	_	-	1	1	1	1	1	_	_	_	_	_	1	1	1	1
Number of EPC16 Devices (16 Mbits)	1	1	1	_	_	_	1	1	1	1	1	_	_	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Package Statistics	BC	SA	FBGA										
Number of Pins	672	956	484	672	672	780	1,020	1,152	1,508	484			
Package Technology	Wirebond	FlipChip	FlipChip	Wirebond	FlipChip	FlipChip	FlipChip	FlipChip	FlipChip	FlipChip			
Nominal Length x Width (mm)	35 x 35	40 x 40	23 x 23	27 x 27	27 x 27	29 x 29	33 x 33	35 x 35	40 x 40	27 x 27			
Maximum Surface Area (sq mm)	1,239	1,616	538	740	740	853	1,102	1,239	1,616	740			
Maximum Height (mm)	2.6	3.5	3.5	2.6	3.5	3.5	3.5	3.5	3.5	3.5			
Nominal Ball Pitch (mm)	1.27	1.27	1	1	1	1	1	1	1	1			
Maximum Ball Width (mm)	0.9	0.9	0.7	0.7	0.7	0.7	0.7	0.7	0.7	0.7			

Stratix FPGA Series Features



					I (1.2 V) igh Perform							GX (1.2 \ Transceiver						
		EP2S15	EP2S30	EP2S60	EP2S90	EP2S130	EP2S180	EP2SGX30C	EP2SGX30D	EP2SGX60C	EP2SGX60D	EP2SGX60E	EP2SGX90E	EP2SGX90F	EP2SGX130G			
	Equivalent Logic Elements	15,600	33,880	60,440	90,960	132,540	179,400	33,880	33,880	60,440	60,440	60,440	90,960	90,960	132,540			
	Adaptive Logic Modules	6,240	13,552	24,176	36,384	53,016	71,760	13,552	13,552	24,176	24,176	24,176	36,384	36,384	53,016			
pee	Adaptive Look-Up Tables (ALUTs)	12,480	27,104	48,352	72,768	106,032	143,520	27,104	27,104	48,352	48,352	48,352	72,768	72,768	106,032			
& Sp	Total RAM Bits (K) ¹	419	1,369	2,544	4,520	6,747	9,383	1,369	1,369	2,544	2,544	2,544	4,520	4,520	6,747			
Density & Speed	M512 RAM Blocks (512 Bits + 64 Parity Bits)	104	202	329	488	699	930	202	202	329	329	329	488	488	699			
Den	M4K RAM Blocks (4 Kbits + 512 Parity Bits) ²	78	144	255	408	609	768	144	144	255	255	255	408	408	609			
	M-RAM Blocks (512 Kbits + 65,536 Parity Bits) ²	0	1	2	4	6	9	1	1	2	2	2	4	4	6			
	Speed Grades (Fastest to Slowest)	-3, -4, -5	3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5	-3, -4, -5			
	Embedded Processor Available			Nio	s® II						Nio	s II						
	DSP Blocks	12	16	36	48	63	96	16	16	36	36	36	48	48	63			
ures	18-Bit x 18-Bit/9-Bit x 9-Bit Embedded Multipliers	48/96	64/128	144/288	192/384	252/504	384/768	64/128	64/128	144/288	144/288	144/288	19/384	19/384	252/504			
Feat	I/O Registers per I/O Element	6	6	6	6	6	6	6	6	6	6	6	6	6	6			
Architectural Features	True Dual-Port RAM	1	1	1	1	1	1	1	1	1	1	1	1	1	1			
iiteci	Global & Regional Clock Networks	48	48	48	48	48	48	48	48	48	48	48	48	48	48			
Arc	PLLs/Unique Outputs	6/28	6/28	12/56	12/56	12/56	12/56	4/18	4/18	8/36	8/36	8/36	8/36	8/36	8/36			
	Design Security	1	1	1	1	1	✓	1	✓	1	1	1	✓	✓	1			
	HardCopy® II Device Support	-	1	✓	✓	1	1	_	-	_	-	_	-	-	_			
	I/O Voltage Levels Supported (V)			1.5, 1.8	, 2.5, 3.3					1.5, 1.8, 2.5, 3.3								
	I/O Standards Supported	LVDS, LVPECL, HyperTransport™, Differential SSTL-18, Differential SSTL-2, Differential HSTL, SSTL-18 (I & II), SSTL-18 (I & II), 1.5-V HSTL (I & II), 1.8-V HSTL (I & II), PCI, PCI-X 1.0, LVTTL, LVCMOS																
S.	True-LVDS™ Maximum Data Rate (Mbps)			125-	-1,000						125-	1,000						
I/O Features	True-LVDS Channels (Receive/Transmit)	38/38	58/58	80/84	114/118	152/156	152/156	31/29	31/29	31/29	31/29	42/42	47/45	59/59	73/71			
ē.	Embedded DPA Circuitry	1	1	1	1	1	✓	1	✓	1	1	1	✓	✓	1			
_	Series & Differential On-Chip Termination	1	1	1	1	1	1	1	✓	1	1	1	✓	1	1			
	Programmable Drive Strength	1	1	1	1	1	✓	1	✓	1	1	1	✓	✓	1			
	Transceiver (SERDES) Data Rate Range	_	-	_	-	_	_				622 Mbps-	6.375 Gbps						
	Transceiver (SERDES) Channels	_	_	_	_	_	_	4	8	4	8	12	12	16	20			
nory	Memory Devices Supported		QDRII,	DDR2, RLI	DRAM II, DD	R, SDR				QDRII,	DDR2, RLD	RAM II, DD	R, SDR					
rnal Mem nterfaces	MegaCore® Controller With Clear-Text Datapath	1	✓	1	1	1	✓	✓	✓	✓	✓	1	✓	✓	1			
External Memory Interfaces	System Timing Analysis	1	1	✓	1	1	1	✓	✓	✓	✓	✓	✓	✓	1			
EXT	Board Layout Guidelines	✓	1	✓	1	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			

 $^{1 \}text{ K} = 1,000$

 $^{^2}$ Kbits = 1,024 bits

Stratix FPGA Series Features (Continued)



			H	Stro ligh Densi	ıtix (1.5 ty, High Pe	V) erformanc	e					x GX (1 -Gbps Trar					
		EP1S10	EP1520	EP1S25	EP1530	EP1S40	EP1560	EP1580	EP1SGX10C	EP1SGX10D	EP1SGX25C	EP1SGX25D	EP1SGX25F	EP1SGX40D	EP1SGX40G		
	Logic Elements (LEs)	10,570	18,460	25,660	32,470	41,250	57,120	79,040	10,570	10,570	25,660	25,660	25,660	41,250	41,250		
pee	Total RAM Bits (K) ¹	920	1,669	1,944	3,317	3,423	5,215	7,427	920	920	1,944	1,944	1,944	3,423	3,423		
Density & Speed	M512 RAM Blocks (512 Bits + 64 Parity Bits)	94	194	224	295	384	574	767	94	94	224	224	224	384	384		
sity	M4K RAM Blocks (4 Kbits + 512 Parity Bits) ²	60	82	138	171	183	292	364	60	60	138	138	138	183	183		
Den	M-RAM Blocks (512 Kbits + 65,536 Parity Bits) ²	1	2	2	4	4	6	9	1	1	2	2	2	4	4		
	Speed Grades (Fastest to Slowest)	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7	-5, -6, -7		
	Embedded Processor Available				Nios II							Nios II					
v	DSP Blocks	6	10	10	12	14	18	22	6	6	10	10	10	14	14		
ıture	18-Bit x 18-Bit/9-Bit x 9-Bit Embedded Multipliers	24/48	40/80	40/80	48/96	56/112	72/144	88/176	24/48	24/48	40/80	40/80	40/80	56/112	56/112		
쥰	I/O Registers per I/O Element	6	6	6	6	6	6	6	6	6	6	6	6	6	6		
cture	True Dual-Port RAM	1	1	1	1	1	1	1	1	/	1	1	1	1	1		
Architectural Features	Global & Regional Clock Networks	36	36	36	40	40	40	40	36	36	36	36	36	40	40		
₹	PLLs/Unique Outputs	6/32	6/32	6/32	10/40	12/52	12/52	12/52	4/26	4/26	4/26	4/26	4/26	8/42	8/42		
	HardCopy Device Support	_	_	1	1	1	1	1	-	-	-	-	_	_	_		
	I/O Voltage Levels Supported (V)			1.5	, 1.8, 2.5,	3.3					1.5,	1.8, 2.5,	3.3				
	1/0 Standards Supported	LVDS			sport, 3.3), 1.8-V HS										& II),		
	True-LVDS Maximum Data Rate (Mbps)				840							1000					
ıres	True-LVDS Channels (Receive/Transmit)	44/44	66/66	78/78	80/80	80/80	80/80	80/80	22/22	22/22	39/39	39/39	39/39	45/45	45/45		
Featu	Medium-Speed LVDS Channels	-	-	-	462	462	462	462	-	-	-	-	-	-	_		
I/O Features	Embedded DPA Circuitry	_	_	_	-	-	-	-	1	/	1	1	1	1	1		
	Series & Differential On-Chip Termination	1	1	1	1	1	1	1	1	/	1	1	1	1	/		
	Programmable Drive Strength	1	1	1	1	1	1	1	1	/	1	1	1	1	1		
	Transceiver (SERDES) Data Rate Range	-	-	_	-	-	-	-			500 Mb	ps-3.187	5 Gbps				
	Transceiver (SERDES) Channels	_	-	_	-	-	_	_	4	8	4	8	16	8	20		
ory	Memory Devices Supported	QDRII, QDR, ZBT, DDR, SDR									QDRII, Q	DR, ZBT, D	DR, SDR				
External Memory Interfaces	MegaCore Controller With Clear-Text Datapath	1	1	1	1	1	1	1	1	/	1	1	1	1	1		
ernal I	System Timing Analysis	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Exte	Board Layout Guidelines	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
1 77 4 6							1					1					

 $^{1 \}text{ K} = 1,000$

 $^{^2}$ Kbits = 1,024 bits

HardCopy Structured ASIC Series Features and Package & I/O Matrix



Altera's HardCopy® structured ASICs offer a seamless migration from Stratix® and Stratix II FPGAs to a low-cost, pin-compatible, functionally equivalent device.

ASIC Getes	951	Number indicates available user 1/0 pins.		Hard	Conv. II /1	2 V)			HardCo	nu Ctrativ	/1 5 V\				
ASIC Gales	All HardCo	ppy series devices are offered in commercial and industrial temperatures													
Additional Gates for DSP Blacks	ana ieaa-i	ree puckuges.	HC210W	HC210	HC220	HC230	HC240	HC1525	HC1530	HC1540	HC1S60	HC1580			
		ASIC Gates	1,000,000	1,000,000	1,600,000	2,200,000	2,200,000	_	_	_	_	_			
Total RAM Birs S75,200 S75,520 S75,520		Additional Gates for DSP Blocks	0	0	300,000	700,000	1,400,000	_	_	_	_	_			
M-RAM Blocks (512 Kbirs + 65,536 Parity Bits)	eed	Logic Elements	_	_	_	_	_	25,660	32,470	41,250	57,120	79,040			
M-RAM Blocks (512 Kbirs + 65,536 Parity Bits)	& Sp	Total RAM Bits	875,520	875,520	3,059,712	6,368,256	8,847,360	1,944,576	2,137,536	2,244,096	5,215,104	5,658,048			
M-RAM Blocks (512 Kbirs + 65,536 Parity Bits)	sity	M512 RAM Blocks (512 Bits + 64 Parity Bits)	_	_	_	_	_	224	295	384	574	767			
Speed Grades (Fastest to Slowest)	Den	M4K RAM Blocks (4 Kbits + 512 Parity Bits) ¹	190	190	408	614	768	138	171	183	292	364			
Embedded Processor Available Speed Grades (Parises to Slowest) Finded Processor Available Speed Grades (Parises to Slowest) Implemented in HCell Macros 10 12 14 18 22 18-Bit x 18-Bit/9-Bit x 9-Bit Embedded Multipliers Implemented in HCell Macros 40/80 48/96 56/112 72/144 88/176 72/144 72/		M-RAM Blocks (512 Kbits + 65,536 Parity Bits) ¹	0	0	2	6	9	2	2	2	6	6			
DSP Blacks 18-Bit x 18-Bit /9-Bit x 9-Bit Embedded Multipliers 1mplemented in HCell Macros		Speed Grades (Fastest to Slowest)	-	_	-	-	-	-	_	-	_	-			
18-Bit x 18-Bit/9-Bit x 9-Bit Embedded Multipliers Implemented in HCell Macros 40/80 48/96 56/112 72/144 88/176 6 6 6 6 6 6 6 6 6		Embedded Processor Available			Nios II					Nios II					
Plls	res	DSP Blocks		Implen	nented in HC	ell Macros		10	12	14	18	22			
Plls	Featu	18-Bit x 18-Bit/9-Bit x 9-Bit Embedded Multipliers		Implen	nented in HC	ell Macros		40/80	48/96	56/112	72/144	88/176			
Plls		I/O Registers per I/O Element	6	6	6	6	6	6	6	6	6	6			
Plls	itect	True Dual-Port RAM	1	1	1	1	1	1	1	1	1	1			
1/0 Voltage Levels Supported (V) 1.5, 1.8, 2.5, 3.3 1.5, 1.8, 2.5, 3.3 1.70 Voltage Levels Supported 1/0 Standards Stite 1/0 Standards Supported 1/0 Standards Stite 1/0 Standards Stite 1/0 Standards Stite 1/0 Standards Stite 1/0 Standards 1	Arch	Global & Regional Clock Networks	16/32	16/32	16/32	16/32	16/32	36	40	40	40	40			
LVDS, LVPECL, HyperTransport, Differential SSTL-18, Differential SSTL-2, Differential HSTL, SSTL-18 (I & II), SSTL-2 (I & II), 1.8-V HSTL (I & II), PCI, PCI-X 1.0, LVTTL, LVCMOS		PLLs	4	4	4	8	12	6	6	6	12	12			
SSTIL-2 (1 & II), 1.5-V HSTL (1 & II), 1.8-V HST (1 & II), 1.8-V HST (1 & II), 1.8-V HSTL (1 & II), 1.8-V HST (1 & II		I/O Voltage Levels Supported (V)		1.	5, 1.8, 2.5, 3	3.3			1.	5, 1.8, 2.5,	3.3				
True-LVDS Maximum Data Rate (Mbps) 125-1,000 125		I/O Standards Supported	LVDS, LVPECL, HyperTransport, Differential SSTL-18, Differential SSTL-2, Differential HSTL, SSTL-18 (I & II),												
Series & Differential On-Chip Termination		External Memory Device Interfaces		QDRII, DDR	2, RLDRAM I	I, DDR, SDR		QDRII, QDR, ZBT, DDR, SDR							
Series & Differential On-Chip Termination	tures	True-LVDS Maximum Data Rate (Mbps)		,	125-1,000					840	•				
Series & Differential On-Chip Termination	Fea	True-LVDS Channels (Receive/Transmit)	19/21	19/21	29/31	42/42	118/118	78/78	80/80	80/80	80/80	80/80			
## FPGA Prototype Options ## EP2S30	2	Medium-Speed LVDS Data Rate (Mbps) (Receive/Transmit)	-	_	_		-	_	2/2	10/10	36/36	46/72			
EP2S60 EP2S90 EP2S90 EP2S130 EP2S130 EP2S130 EP2S180		Series & Differential On-Chip Termination	1	1	1	1	1	1	1	1	1	1			
484-Pin FBGA (FlipChip) 672-Pin FBGA (Wirebond) 672-Pin FBGA (FlipChip) 780-Pin FBGA 1,020-Pin FBGA 698 742 484-Pin FBGA (FlipChip) 492 597 615 773 773		FPGA Prototype Options	EP2S60	EP2S60	EP2S90	EP2S130	EP2S180	EP1S25	EP1S30	EP1S40	EP1S60	EP1S80			
672-Pin FBGA (Wirebond) 672-Pin FBGA (FlipChip) 780-Pin FBGA 1,020-Pin FBGA 672-Pin FBGA 673 492 494 597 615 773 773		484-Pin FBGA (Wirebond)	308												
1,020-Pin FBGA 698 742 773 773	e-	484-Pin FBGA (FlipChip)		334											
1,020-Pin FBGA 698 742 773 773	S A S	672-Pin FBGA (Wirebond)						473							
1,020-Pin FBGA 698 742 773 773	e B	672-Pin FBGA (FlipChip)			492										
1,020-Pin FBGA 698 742 773 773	ineLi				494				597	615					
1.508-Pin FBGA 951		1,020-Pin FBGA				698	742				773	773			
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		1,508-Pin FBGA					951								

 $^{1 \}text{ Kbits} = 1,024 \text{ bits}$