Documentation

Team Paris 24.06.2022

Team members

- Aditya Kumar
- Wiktor Kochanek
- Gordan Konevski

Introduction

Our project is a prototype of an alarm clock implemented with VHDL and a PCB design corresponding to the model. We used VHDL as a way to program our code as that allowed us to describe the system behaviour and simulate it, and then use synthesis tools in order to translate the software model into a real hardware model. We then used Xilinx Vivado to design our PCB complimenting the VHDL implementation.

Description

Our prototype is an alarm clock intended to use, for example for waking up. It counts time from the moment it is on and a time can be set on it for an alarm. When the running clock time and the set alarm time are equal, the alarm clock will buzz.

Project/Team management


We decided to each focus on a specific field within the project, but at all points during the implementation we had communication with each other to ensure continuity of our implementations. In other words, the actual realisation of the divided tasks was done on separate workstations, but the project itself was developed in unison with the group. In the end, the vast majority of the work in the VHDL code implementation was done by Aditya. Majority of the work with Vivado and the PCB design was done by Gordan. The Xilinx synthesis and majority of documentation writing work has been done by Wiktor.

Technologies

For the purposes of VHDL and FPGA implementation we used ModelSIM, as included in Xilinx ISE. ModelSIM has a very efficient debugging environment and very efficient display of data, so it is very useful for a beginner project like this, to get used to the working environment. Xilinx ISE synthesis tool was then used to obtain schematics and move the implementation towards the FPGA direction. It was the ideal tool to use as it supported our target hardware, which is obsolete and not compatible with many modern synthesis tools. For the purposes of generating a gate and connection schematic, we used Vivado. Vivado also allows for development with VHDL, but, for reasons that are elaborated further below, its use was limited to schematic generation.

VHDL Implementation


The block diagram of our model can be seen above. Each block depicts a different component of our model. "Inputs" in this case actually references our main implementation Digital clock.vhdl which ports and maps all other units. Our real inputs in this evaluation are as follows:



- Clock input
- Input for turning on the alarm
- Input to manually set the current clock time
- 4 inputs to set alarm time

Our clock unit refers to the program component Clock.vhdl. Very simply this program implements our second clock, but creating a counter of a period 1s. After reaching 59s on the counter, next time it were to increase, it instead sends a pulse, which then is used within the Controller.vhdl to count current time. All of our time related operations and representations are based on this clock implementation. A relevant code snippet as well as the testbench result can be seen below.

```
architecture Behavioral of Clock is
40
      - Local Signals
    signal sec: integer range 0 to 60 := 0;
signal count: integer := 1;
signal clk: std_logic := '0';
41
42
43
44
45
46
47
    -- clk generation. For 100 MHz clock this generates 1 Hz clock.
48
    process(Clock_clk_i)
49
    begin
        if(Clock_clk_i'event and Clock_clk_i = 'l') then
   count <= count + 1;</pre>
50
51
            if(count = 1) then
             clk <= not clk;
53
               count <= 1;
54
                                                                                    VHDL CODE:
            end if;
55
        end if;
                                                                                     CLOCK
56
57
    end process;
58
    -- period of clk is 1 second
59
    process(clk)
60
61
        if(clk'event and clk = 'l') then
            sec <= sec + 1;
if(sec = 59) then</pre>
63
64
                sec <= 0;
65
               Clock_clk_o <= 'l';
67
           else
               Clock_clk_o <= '0';
68
            end if;
69
70
        end if;
71
    end process;
72
73
     end Behavioral;
```



TESTBENCH: CLOCK

Our control unit refers to the program component Controller.vhdl. This program counts the current time. Following a pulse input from clock.vhdl component, the program starts counting up by minute using a counter inside an if statement. By utilising if statements within if statements triggered by counters reaching specific numbers - 10 for single minute counter, 6 for ten-minute counter, and 10 for single hour counter, as well as defining the hour 24 as a reset point, we are able to cover all the hours in a 24 hour clock. The specific values of min1, min2, hour1 and hour2 (which represent single minutes, tens minutes, single hours and tens hours respectively) are stored as a 16 bit signal, which is then used for display and for alarm checking. A relevant snippet of the code, as well as the testbench result can be seen below.

```
43 -- Local Signals
44 -- minutes
45 signal minl: integer range 0 to 10 := 0; -- ones
46 signal min2: integer range 0 to 6 := 0; -- tens
47
   -- hours
48 signal hourl: integer range 0 to 10 := 0; -- ones
49 signal hour2: integer range 0 to 3 := 0; -- tens
50
51 begin
52
       -- process minute pulses
53
       process(Controller_clk_i, Controller_set_i)
          -- check if there's a pulse
55
          if Controller_clk_i = '1' or Controller_set_i = '1' then
56
57
             min1 \le min1 + 1;
             Controller_time_o(3 downto 0) <= to_bitvector(std_logic_vector(to_unsigned(minl, 4)));
58
                                                                                                                VHDL CODE:
59
            if min1 = 9 then
               min2 <= min2 + 1;
                                                                                                                CONTROLLER
60
               min1 <= 0;
61
                Controller time o(7 downto 4) <= to bitvector(std logic vector(to unsigned(min2, 4)));
62
               if min2 = 5 and min1 = 9 then
63
                  hourl <= hourl + 1;
64
65
                   min1 <= 0;
                   min2 <= 0;
66
                   Controller time o(ll downto 8) <= to bitvector(std logic vector(to unsigned(hourl, 4)));
                  if hourl = 9 then
68
69
                    hour2 <= hour2 + 1;
70
                    hour1 <= 0:
                    Controller time o(15 downto 12) <= to bitvector(std logic vector(to unsigned(hour2, 4)));
71
72
                   end if; --hourl
73
                   if hour2 = 2 and hour1 = 4 then
74
75
                      hour2 <= 0;
76
                      hour1 <= 0;
77
                    end if;
                end if; -- min2
             end if: -- minl
79
          end if:
80
       end process;
```


TESTBENCH: CONTROLLER

Our alarm set unit refers to the program component Alarm.vhdl. This program is responsible for setting the alarm time and activating the audio output if current time is equal to alarm time. We set an alarm time using 4 inputs. The program then, using a convert function,

Team Paris

changes the vector inputs into bit inputs, which can be compared with current time, an output from the control unit. If the alarm set unit is on and the alarm time equals the current time, an audio output is given. If the times don't match, or if the alarm set module is set to off, no audio output is given. A Relevant snippet of the code as well as the testbench result can be seen below.

```
44 -- convert ints to bit vector
45 -
46 function convert(constant minl,min2,hourl,hour2: in integer) return bit vector is
47
48
   -- Local variables
49 variable min bits: bit vector(7 downto 0);
50 variable hour_bits: bit_vector(7 downto 0);
51 variable ret: bit_vector(15 downto 0);
53 begin
54 min bits(7 downto 4) := to bitvector(std logic vector(to unsigned(min2, 4)));
55 min_bits(3 downto 0) := to_bitvector(std_logic_vector(to_unsigned(minl, 4)));
56 hour bits(7 downto 4) := to bitvector(std logic vector(to unsigned(hour2, 4)));
                                                                                          VHDL CODE:
57 hour bits (3 downto 0) := to bitvector(std_logic_vector(to_unsigned(hourl, 4)));
                                                                                          ALARM
58 ret(7 downto 0) := min bits;
59 ret(15 downto 8) := hour_bits;
60
61 return ret;
62 end convert;
63 end Alarm;
64
65 architecture Behavioral of Alarm is
     signal bit alarm: bit vector(15 downto 0);
66
67 begin
68
69
     -- Compare Current time and Alarm time
     process(Alarm_time_i, Alarm_on_i)
70 begin
      if Alarm on i = 'l' then -- Check if alarm is on
71
72
         bit alarm <= convert(Alarm set minl i, Alarm set min2 i,
73
                              Alarm_set_hourl_i, Alarm_set_hour2_i); -- Convert function
       if bit alarm = Alarm_time_i then
74
75
          Alarm buzz o <= '1'; -- RING!
         else
76
          Alarm_buzz_o <= '0'; -- NO RING!
77
         end if;
78
79
      else
        Alarm buzz o <= '0'; -- no RING if alarm is turned off.
80
81
       end if;
82 end process;
```



TESTBENCH: ALARM

Our output unit refers to the program component NumberDisplay.vhdl and, partially, to Alarm.vhdl. Indeed the audio output from the Alarm Set unit is considered in this unit as well. The main focus however, is on the NumberDisplay.vhdl code. This component translates the current time given by the controller unit and displays it, using 4 separate 7-segment displays. The current time is sent as a 16 bit stream, seperated into 4 segments - 15 down to 12, 11 down to 8, 7 down to 4 and 3 down to 0 - each of these bit segments are considered an input for a separate display. All displays are coded to be able to display all numbers

Hardware Engineering Lab Summer term 2022


between 0 and 9, despite not all of them requiring such ability. This is done for simplicity's sake, as a singular implementation for all 4 displays is far easier to code than 4 separate implementations. Each arriving segment of the 16 bit stream is, in effect, a 4 bit signal which is then translated to numbers on the 7-segment display using case-is-when statements. A relevant snippet of the code as well as the testbench result can be seen below.

```
34 entity NumberDisplay is
     36
             NumberDisplay segments o: out bit vector(6 downto 0)
      );
37
38 end NumberDisplay;
39
40 architecture Behavioral of NumberDisplay is
41
42 begin
43 process (NumberDisplay bcd i)
       begin
44
                                                                              VHDL CODE:
45
         -- Every clock cycle
         case NumberDisplay bcd i is
                                                                              NUMBER
          when "0000"=> NumberDisplay segments o <="0000001";
47
                                                                              DISPLAY
           when "0001"=> NumberDisplay segments o <="1001111";
48
           when "0010"=> NumberDisplay segments o <="0010010";
49
           when "0011"=> NumberDisplay segments o <="0000110";
50
           when "0100"=> NumberDisplay segments o <="1001100";</pre>
51
        when "0111"=> NumberDisplay_segments_o <="0100100";
when "0111"=> NumberDisplay_segments_o <="01000000";
when "0111"=> NumberDisplay_segments_o <="0001111";
when "1000"=> NumberDisplay_segments_o <="00000000";
when "1001"=> NumberDisplay_segments_o <="00000000";
52
53
54
55
           when "1001"=> NumberDisplay segments o <="0000100";</pre>
56
           when others => NumberDisplay_segments_o <="0000000";</pre>
57
       end case;
58
59 end process;
60 end Behavioral;
```


0000	0001	0010	0011		0100	0101	0110	0111	1000	1001	1010	1011
0000001	1001111	0010010	0000110		1001100	0100100	0100000	0001111	0000000	0000100	0000000	
										Î		
0000	0001	0010	0011		0100	0101	0110	0111	1000	1001	1010	1011
0000001	1001111	0010010	0000110		1001100	0100100	0100000	0001111	0000000	0000100	0000000	
0000	0001	0010	0011		0100	0101	0110	0111	1000	1001	1010	1011
0000001	1001111	0010010	0000110		1001100	0100100	0100000	0001111	0000000	0000100	0000000	
0000	0001	0010	0011		0100	0101	0110	0111	1000	1001	1010	1011
0000001	1001111	0010010	0000110		1001100	0100100	0100000	0001111	0000000	0000100	0000000	

TESTBENCH: NUMBER DISPLAY

We were also able to, using Xilinx, synthesise this VHDL code for the purposes of FPGA implementation. While that implementation is not explicitly covered by our project due to unforeseen circumstances, the RTL and Technology schematics obtained from the synthesis are worth including and examining nonetheless. They are presented below.




RTL SCHEMATICS



Team Paris



TECHNOLOGY SCHEMATICS, IN FULL AND A ZOOMED IN SEGMENT



PCB Schematic and Design


After successfully testing the VHDL implementation via ModelSim, we copied the code to Vivado. Vivado is a powerful tool that is capable of auto-generating an optimal schematic for the gates and connections needed in order to develop a system such as ours. Vivado has its own VHDL coding environment; although the application itself has a much broader scope of use in different areas. But, for the purposes of our project, the VHDL environment was the perfect tool for a simple and quick solution. It should be mentioned, however, before anything else is delineated, that Vivado was only used for the purposes of generating the

Hardware Engineering Lab Summer term 2022

schematic and its necessary elements. It did not fit quite in the direction that the project was taking when the pure VHDL implementation and testbench simulation was developed, as it was more difficult to understand and we could not produce the necessary results that were, otherwise, made simple by Modelsim. Naturally, those results, in all likelihood, are technically achievable through the use of Vivado as well, but the obstacle that obstructed us from developing with it further was, indeed, our difficult experience trying to figure the tool out (especially due to compatibility and driver issues with Vivado that are outside the scope of the project itself). Nevertheless, once the project was imported and properly simulated,


the final result came out surprisingly large and somewhat convoluted.

The schematic itself has quite a few elements and connections. Of course, it is not complicated to a fault and is still useful, in its own right. For instance, Vivado has, in a very organised fashion, brought together all of the elements of each and every separate part, and has had them grouped together in their own respective "types". Every



type can be extended and its details can be examined further.





On top of that, Vivado also generates a table of useful information that would be useful in determining the bill of elements. This table shows the required number of registers and LUTs.

Hardware Engineering Lab Summer term 2022

Name 1	Slice LUTs (41000)	Slice Registers (82000)	Bonded IOB (300)	BUFGCTRL (32)
∨ N DigitalClock	52	79	45	2
Alarm_map (Alarm)	6	13	0	0
Clock_map (Clock)	17	40	0	0
Controller_map (Controller)	24	26	0	0
NumberDisplay_map_hour1 (NumberDisplay)	1	0	0	0
NumberDisplay_map_min1 (NumberDisplay_0)	1	0	0	0
NumberDisplay_map_min2 (NumberDisplay_1)	3	0	0	0

The LUT (Look-Up Table) is a tiny asynchronous SRAM used to create combinational logic, whereas the FF (Flip-Flop) is a single-bit memory cell used to store the current state. LUTs are typically read-only, with their content changing only during FPGA configuration. However, in Xilinx FPGAs, approximately half of the LUTs may be written to, allowing them to be used to build multiple tiny RAMs (so-called "distributed RAM"). And, in an actual physical implementation of this project, that information would be quite valuable.

Sources/References

Link to our git repository: https://github.com/Konevski/Hardware-Eng-Lab

References used in the project

- 1. https://github.com/saopayne/Digital-Alarm-Clock
- 2. https://vhdlguru.blogspot.com/2010/03/vhdl-code-for-bcd-to-7-segment-display.htm