#### HomeWork #1

### Test 3

### a. The main code of project


We can get the expression which I have written on handout from the K-maps. And then we can write code of comparatorExpression module and comparatorGates module.

```
    module comparatorExpression(A, B, AeqB, AgeqB, AltB);
    input [1:0] A, B;
    output AeqB, AgeqB, AltB;
    //assign AeqB = (A === B);
    //assign AgeqB = (A >= B);
    //assign AltB = (A < B);</li>
    assign AeqB = (~A[0] && ~A[1] && ~B[1] && ~B[0]) || (A[0] && ~A[1] && ~B[1] && B[0] || (~A[0] && A[1] && B[1] && B[0] || (A[0] && A[1] && B[0] || (A[1] && A[0]) || (A[1] && A[0] && B[0]) || (A[1] && A[0] && B[1] && A[0]);
    assign AltB = (B[1] && ~A[1]) || (A[1] && ~A[0] && B[0]) || (A[0] && B[1] && B[0]);
    assign AltB = (B[1] && ~A[1]) || (A[1] && ~A[0] && B[0]) || (A[0] && B[1] && A[0]);
    assign AltB = (B[1] && A[1]) || (A[1] && A[0] && B[0]) || (A[0] && B[1] && A[0]);
```


```
    module comparatorGates(A, B, AeqB, AgeqB, AltB);
    input [1:0] A, B;
    output AeqB, AgeqB, AltB;
    wire aeqU1, aeqU2, aeqU3, aeqU4;
    wire agaeqU1, agaeqU2, agaeqU3, agaeqU4, ageqU5;
    wire altU1, altU2, altU3;
    and aeqU1and(aeqU1,~A[0], ~A[1], ~B[1], ~B[0]);
    and aeqU2and(aeqU2,A[0], ~A[1], B[1], B[0]);
    and aeqU3and(aeqU3,~A[0], A[1], B[1], B[0]);
    and aeqU4and(aeqU4,A[0], A[1], B[1], B[0]);
```

```
12. or aeqOR(AeqB, aeqU1, aeqU2, aeqU3, aeqU4);
13.
14. and agaeqU1and(agaeqU1,~B[0], ~B[1]);
15. and agaeqU2and(agaeqU2,~B[1], A[1]);
16. and agaeqU3and(agaeqU3,A[1], A[0]);
17. and agaeqU4and(agaeqU4,A[1], ~B[0]);
18. and ageqU5and(ageqU5,~B[1], A[0]);
19. or ageqOR(AgeqB, agaeqU1, agaeqU2, agaeqU3, agaeqU4, ageqU5);
20.
21. and altU1and(altU1,B[1], ~A[1]);
22. and altU2and(altU2, ~A[1], ~A[0], B[0]);
23. and altU3and(altU3,~A[0], B[1], B[0]);
24. or altOR(AltB,altU1, altU2, altU3);
25.
26. endmodule
```

### b. The RTL of project



### c. The simulation of project



### Test 4

### a. The main code of project

We can easily write the comparator4bit module below through reading test heading.

```
    module comparator4bit(A, B, AeqB, AgeqB, AltB);
    input [3:0] A, B;
    output AeqB, AgeqB, AltB;
    assign AeqB = (A == B);
    assign AgeqB = (A >= B);
    assign AltB = (A < B);</li>
    endmodule
```


```
    module comparitor4bits_TB;

2.
3.
   reg[3:0] A,B;

    wire AeqBbehavior, AgeqBbehavior, AltBbehavior;

   comparator4bit UnitBehavior
   (A,B,AeqBbehavior,AgeqBbehavior,AltBbehavior);
7.
8. initial begin
        A=10; B=12; #5;
10.
        A=5; B=12; #5;
        A=8;B=8;\#5;
11.
12.
        A=12;B=10;#5;
        A=10; B=5; #5;
13.
14.
        A=0; B=0; #5;
15.
        A=3;B=3;\#5;
16.
        A=20; B=12; #5;
17.
        $stop;
19. endmodule
```

# b. The RTL of project



## c. The simulation of project



### Test 8

#### a. The main code of project

We can know the state machine by the heading and the sample timing sequence, and then we could write a state machine module. Also from that the RTL graph and simulation will come out.

```
    module statemachine(X, Z, CurrentState, Reset, ClockCycle);


input X, Reset, ClockCycle;
output reg Z;

    output reg [2:0] CurrentState;

5. reg [2:0] NextState;
7. parameter Initial = 3'b000, S1 = 3'b001, S10 = 3'b010, S100 = 3'b011, S1001
    = 3'b100;
8.
    always @(negedge Reset or posedge ClockCycle)begin
10.
            if(Reset == 0)
11.
                CurrentState <= Initial;</pre>
12.
                CurrentState <= NextState;</pre>
13.
14.
        end
15.
16. always @ (Reset or CurrentState)begin
17.
            if(Reset == 0)
18.
                Z = 0;
19.
            else
20.
                case(CurrentState)
21.
                    Initial: Z = 0;
22.
                    S1: Z = 0;
23.
                    S10: Z = 0;
24.
                    S100: Z = 0;
25.
                    S1001: Z = 1;
                    default: Z = 0;
26.
27.
            endcase
28.
        end
29.
30. always @(X or CurrentState)
31.
        begin
```

```
32.
            case (CurrentState)
33.
                Initial:
                             NextState = (X==1)?S1:Initial;
                S1:
                       NextState = (X==0)?S10:S1;
34.
                S10:
                        NextState = (X==0)?S100:S1;
35.
                S100:
                          NextState = (X==1)?S1001:Initial;
36.
                S1001:
37.
                          NextState = (X==1)?S1:S10;
38.
                default:
                             NextState = Initial;
            endcase
39.
40.
41.
42. endmodule
```

## b.The RTL of project



## c. The simulation of project

																												200
Fane	Value	0 ns		1	20 ns			40 ns		60 as		80 ns			100 m			120 :	ns.	140 :				60 ns		180 ms		
Wex								_		 T										 			_	_				_
· elockeyel»																												
* reset																												
□ W cstate[2:0]	010	000	001	X		011	) 10		010	41	100	di 💮	010	$\supset$	011	100	$\supset$	001	X 010	00	0	=X	001	=X	010	111	100	X 01
e zout	0			_																								
												1																