

130

Assignment #1

CS-GY 6133

Bo Yao, by677
Tianyu Gu, tg1553

Solution 1

(a)

Since the ISA has only one instruction, there's no need to assign any bits to the opcode. The memory is 4GB large, so each operand need 32 bits to be encoded.

10

Therefore, the minimum number of total bits is $0 + 32 \times 3 = 96$.

subleq:

<i>a</i>	<i>b</i>	<i>c</i>
95	64	31
63	32	0

(b)

It is 3-Address ISA.

10

It is a memory-memory ISA.

(c)

initial:

→ $M[A] = 7, M[B] = -9, M[C] = 4, M[D] = 3$, Jump to L_0 .

L_0 : *subleq* C, C, L_1

→ $M[A] = 7, M[B] = -9, M[C] = 0, M[D] = 3$, Jump to L_1 .

L_1 : *subleq* D, D, L_2

→ $M[A] = 7, M[B] = -9, M[C] = 0, M[D] = 0$, Jump to L_2 .

L_2 : *subleq* A, B, L_6

→ $M[A] = 16, M[B] = -9, M[C] = 0, M[D] = 0$, Jump to *next*.

L_3 : *subleq* D, B, L_4

→ $M[A] = 16, M[B] = -9, M[C] = 0, M[D] = 9$, Jump to *next*.

L_4 : *subleq* C, D, L_5

→ $M[A] = 16, M[B] = -9, M[C] = -9, M[D] = 9$, Jump to L_5 .

L_5 : *subleq* D, D, L_9

→ $M[A] = 16, M[B] = -9, M[C] = -9, M[D] = 0$, Jump to L_9 .

L_9 :

→ $M[A] = 16, M[B] = -9, M[C] = -9, M[D] = 0$, *End*.

In general, this snippet of code does the following operation:

If $M[A] > M[B]$, $M[C] \leftarrow M[B]$. If $M[A] \leq M[B]$, $M[C] \leftarrow M[A] - M[B]$. D is a temporary memory location. **what about values for A,B,D?**

(d)

20

```

L0: subeq  M2, M2, L1      // M2 ← 0
L1: subeq  M2, M0, L2      // M2 ← M2 - M0
L2: subeq  M0, C1, L4      // M0 ← M0 - 1
L3: subeq  M1, M1, L1      // if M0 > 0, loop; else, end loop
L4: subeq  M1, M2, L5      // M1 ← -M2
L5: Exit.                 // Exit. The total no. of steps is N*3+1.

```

Solution 2

Note: The instruction format in HW pdf is different from which in one of the reference pdf. In this solution, the format we used was referred to the "BASIC INSTRUCTION FORMATS" table in the references as following:

R:	op	rs	rt	rd	sha	func
I:	op	rs	rt	imm		
J:	op	rs	addr			

For example, instruction ADD and XORI:

```

rd = rs + rt    →  add  rs, rt, rd
rt = rs xor 1   →  xori rs, rt, 1

```

(a)

5

```

sub  rx, rx, rx      // rx ← 0
sub  rx, rt, rx      // rx ← -rt what if rt is -2147483648
sub  rs, rx, rd      // rd ← rs - (-rt)

```

(b)

8

```

xori  rt, rt, 1 should be 0xFFFFFFFF // ~rt
xori  rs, rs, 1 // ~rs
nor   rt, rs, rd // rd ← ~(~rt|~rs) = rt & rs
xori  rt, rt, 1 // rt
xori  rs, rs, 1 // rs

```

(c)

// MIPS uses Big-endian

10

```

lhu  rs, rt, imm      // load higher 2 bytes to rt
lhu  rs, rx, imm + 2  // load lower 2 bytes to rx
sll  rt, rt, 16       // rt shift left by 16 bits (2 bytes)
or   rt, rx, rt       // rt ← rt|rx

```

(d)

// In Jump instruction, *addr* is a 26 bits immediate. Let's assume that immediate *haddr* = 16b'(*addr* >> 16), *laddr* = 16b'(*addr* & 0xFF).

8

```

ori  $0, rx, haddr           // rx ← haddr
sll  rx, rx, 16              // rx ← {haddr, 16b'0}
ori  rx, rx, laddr           // rx ← {haddr, laddr} = addr
sll  rx, rx, 2               // rx ← {addr, 2b'0} = addr << 2
jr   rx

```

// The instructions above only make $PC = (addr \ll 2)$. However, $j \text{ } addr \rightarrow PC =$ **have to use**
 $PC \& 0xF0000000 | (addr \ll 2)$. But there's no instructions to get the value of PC. So **PC + 4**
 the higher 4 bits of PC are lost. **you can use PC as a regular register**
 // Instruction j is simply equivalent to jal, if it's ok to ignore \$ra.

Solution 3

(a)

10

3-address: **ADD** *Rd*, *Rs*, *Rn*
 2-address: **AND** *Rd*, *Rs*

(b)

Supported:

- Displaced/Based

```

LDR  Rd, [Rb, #Imm]         // #Imm is a 5 bits offset, Rd ← Mem[Rb + Imm]
STR  Rd, [Rb, #Imm]         // #Imm is a 5 bits offset, Mem[Rb + Imm] ← Rd

```

- Indexed

```

LDR  Rd, [Rb, Ro]           // Rd ← Mem[Rb + Ro]
STR  Rd, [Rb, Ro]           // Mem[Rb + Ro] ← Rd

```

Unsupported:

- Absolute

But We can emulate an absolute addressing instruction by using the displaced/based addressing instruction with *Rb* pre-assigned to 0. But the *Imm* is only 5 bits long, which means we can only absolutely access to the memory locating from 0 to 2^5 .

```

LDR  Rd, [$0, #Imm]         // Rd ← Mem[Imm]
STR  Rd, [$0, #Imm]         // Mem[Imm] ← Rd

```

- Register Indirect

The same as above, the register indirect instruction can be emulated.

```

LDR  Rd, [Rb, #0]           // Rd ← Mem[Rb]
STR  Rd, [Rb, #0]           // Mem[Rb] ← Rd

```

- Auto-increment

We are not sure whether the sum of Rb and Imm in displaced/based addressing instruction is written back to Rb or not. If the sum is written back to Rb, the auto-increment addressing mode should be considered as supported. But it's a pre-indexed addressing mode, which is different from the post-index addressing mode discussed in the class.

LDR *Rd*, [*Rb*, #1] // $Rd \leftarrow Mem[Rb]$
STR *Rd*, [*Rb*, #1] // $Mem[Rb] \leftarrow Rd$

- Memory Indirect