Assignment #1

CS-GY 6133

Bo Yao, by677 Tianyu Gu, tg1553

Solution 1

(a)

Since the ISA has only one instruction, there's no need to assign any bits to the opcode. The memory is 4GB large, so each operand need 32 bits to be encoded.



subleq:

	a		b		c
95	64	63	32	31	0

(b)

It is 3-Address ISA.

It is a memory-memory ISA.

(c)

initial:

$$\rightarrow M[A] = 7, M[B] = -9, M[C] = 4, M[D] = 3, \text{ Jump to } L_0.$$

$$L_0$$
: subleq C, C, L_1

$$\rightarrow M[A] = 7, M[B] = -9, M[C] = 0, M[D] = 3, \text{ Jump to } L_1.$$

$$L_1$$
: subleq D, D, L_2

$$\rightarrow M[A] = 7, M[B] = -9, M[C] = 0, M[D] = 0, \text{ Jump to } L_2.$$

$$L_2$$
: subleq A, B, L_6

$$\rightarrow M[A] = 16, M[B] = -9, M[C] = 0, M[D] = 0, \text{ Jump to } next.$$

$$L_3$$
: subleq D, B, L_4

$$\to M[A] = 16, M[B] = -9, M[C] = 0, M[D] = 9, \text{ Jump to } next.$$

$$L_4$$
: subleq C , D , L_5

$$\rightarrow M[A] = 16, M[B] = -9, M[C] = -9, M[D] = 9, \text{ Jump to } L_5.$$

$$L_5$$
: subleq D, D, L_9

$$\rightarrow M[A] = 16, M[B] = -9, M[C] = -9, M[D] = \mathbf{0}, \text{ Jump to } L_9.$$

$$L_9$$
:

$$\rightarrow M[A] = 16, M[B] = -9, M[C] = -9, M[D] = 0, End.$$

In general, this snippet of code does the following operation: If M[A] > M[B], $M[C] \leftarrow M[B]$. If $M[A] \leq M[B]$, $M[C] \leftarrow M[A] - M[B]$. D is a temporary memory location. what about values for A,B,D?

(d)



Solution 2


Note: The instruction format in HW pdf is different from which in one of the reference pdf. In this solution, the format we used was referred to the "BASIC INSTRUCTION FORMATS" table in the references as following:

R:	op	rs	rt	$^{\mathrm{rd}}$	sha	func		
I:	op	rs	rt	imm				
J:	op	rs	addr					

For example, instruction ADD and XORI:

```
rd = rs + rt \rightarrow add rs, rt, rd

rt = rs \ xor \ 1 \rightarrow xori rs, rt, 1
```



```
\begin{array}{lll} \mathbf{sub} & rx, \ rx, \ rx \\ \mathbf{sub} & rx, \ rt, \ rx \\ \mathbf{sub} & rs, \ rx, \ rd \end{array}
```

$$// rx \leftarrow 0$$
 $// rx \leftarrow -rt$ what if rt is -2147483648 $// rd \leftarrow rs - (-rt)$

(b)

(c)

// MIPS uses Big-endian



(d)

// In Jump instruction, addr is a 26 bits immediate. Let's assume that immediate haddr = 16b'(addr >> 16), laddr = 16b'(addr & 0xFF).

```
(8)
```

```
\begin{array}{lll} \textbf{ori} & \$0, \ rx, \ haddr \\ \textbf{sll} & rx, \ rx, \ 16 & // \ rx \leftarrow \{haddr, \ 16b'0\} \\ \textbf{ori} & rx, \ rx, \ laddr & // \ rx \leftarrow \{haddr, \ laddr\} = addr \\ \textbf{sll} & rx, \ rx, \ 2 & // \ rx \leftarrow \{addr, \ 2b'0\} = addr << 2 \\ \textbf{jr} & rx & \end{array}
```

```
// The instructions above only make PC = (addr << 2). However, \mathbf{j} addr \to PC = have to use PC\&0xF0000000|(addr << 2). But there's no instructions to get the value of PC. So PC + 4 the higher 4 bits of PC are lost. you can use PC as a regular register // Instruction \mathbf{j} is simply equivalent to \mathbf{j} all, if it's ok to ignore $ra.
```

Solution 3



3-address: ADD Rd, Rs, Rn2-address: AND Rd, Rs

(b)

Supported:



- Displaced/Based
 - LDR Rd, [Rb, #Imm] // #Imm is a 5 bits offset, $Rd \leftarrow Mem[Rb + Imm]$ STR Rd, [Rb, #Imm] // #Imm is a 5 bits offset, $Mem[Rb + Imm] \leftarrow Rd$
- Indexed

$$LDR$$
 Rd , $[Rb, Ro]$ $// Rd \leftarrow Mem[Rb + Ro]$
 STR Rd , $[Rb, Ro]$ $// Mem[Rb + Ro] \leftarrow Rd$

Unsupported:

• Absolute

But We can emulate an absolute addressing instruction by using the displaced/based addressing instruction with Rb pre-assigned to 0. But the Imm is only 5 bits long, which means we can only absolutely access to the memory locating from 0 to 2^5 .

```
LDR Rd, [$0, #Imm] // Rd \leftarrow Mem[Imm]
STR Rd, [$0, #Imm] // Mem[Imm] \leftarrow Rd
```

• Register Indirect

The same as above, the register indirect instruction can be emulated.

$$LDR$$
 Rd , $[Rb$, #0] $//Rd \leftarrow Mem[Rb]$
 STR Rd , $[Rb$, #0] $//Mem[Rb] \leftarrow Rd$

• Auto-increment

We are not sure whether the sum of Rb and Imm in displaced/based addressing instruction is written back to Rb or not. If the sum is written back to Rb, the auto-increment addressing mode should be considered as supported. But it's a pre-indexed addressing mode, which is different from the post-index addressing mode discussed in the class.

• Memory Indirect