

# Specifications

Metric	value
cycles for encrytion/decryption	513
cycles for round key generation	2574
clock frequency	135MHz (on-board) 76.8MHz (timing analysis)
utilization (LUTs)	3.27%
test cases for functional	1000*3 + 10*100
test cases for timing	5*3 + 2*5



# Critical path delay




## Rotation optimization

shift by 1 iteratively

```
AND r6 r6 r26
ORI r7 r7 31
BNE r6 r7 4
SHL r10 r8 31
SHR r11 r8 1
ORI r8 r10 r11
IMP END
ORI r7 r7 30
BNE r6 r7 4
SHL r10 r8 30
SHR r11 r8 2
ORI r8 r10 r11
JMP END
......
```

shift only once using sequential comparison

### Rotation optimization



2 \* log(32) + 4 = 14 cycles/rotation!

Method	Average cycles	lines of code
Iteration	96	10
Sequential Comp.	36	192
Binary Search	14	157

# Cycles for skey enc dec




# Cycles for skey enc dec

function	Start at	End at	Cycles
key expansion	358475	384215	2574
encryption	408515	413645	513
decryption	424125	429255	513


#### **Fuctional Simulation**




# Timing simulation



## RC5 program FSM



# Clock configuration



Output Clock	Port Name	Output Freq (MHz)	
		Requested	Actual
✓ clk_out1	clk_out1 (	135	135.000

```
component clk_wiz_0 is
    port (
        clk_outl: out std_logic;
    resetn: in std_logic;
    clk_inl: in std_logic);
end component;
Uclk: clk_wiz_0
-- MMCM module

clk_outl => clk_src, -- out: 135 MHz
resetn => cpu_rst, -- active-low
clk_inl: in std_logic);
clk_inl => clk);
-- in: 100 MHz
```

100MHz => 135MHz


ukey:
12341111
0000abcd
11001111
33001111

| Compared | Compared

nccine(o)

Encryption: 9ebcf818 e2d82833

din:
cc0000cc
0000ee88



Decryption: 38328c9d 385073f2