2022 Digital IC Design Homework 3

NAME	歐禮寬	22 Digital IC I	2031811		IK 3			
Student ID								
Simulation Result								
Functio								
nal	Pass	Pass	level					
simulat	(encoder)	(decoder)	simul	Pass (encoder)		Pass (decoder)		
	(encoder)	(uecouer)						
cycle Oab87, expect(7,7,8) , get(7,7,8) >> Pass cycle Oab08, expect(7,7,8) , get(7,7,8) >> Pass cycle Oac09, expect(7,6,4) , get(7,7,8) >> Pass cycle Oac09, expect(7,6,4) , get(7,6,4) >> Pass cycle Oac09, expect(7,6,4) , get(7,6,4) >> Pass cycle Oac09, expect(7,6,4) , get(7,6,4) >> Pass cycle Oac09, expect(3,2,1) , get(3,2,1) >> Pass cycle Oac09, expect(3,2,1) , get(3,2,1) >> Pass cycle Oac09, expect(0,0,6) , get(0,0,6) >> Pass cycle Oac09, expect(0,0,5) , get(0,0,6) >> Pass cycle Oac09, expect(0,0,5) , get(0,0,5) , get(0,0,5) >> Pass cycle Oac09, expect(0,0,5) , get(0,0,5) , get(0,0,5			cycle 00802, expect 8, get 8 >> Pass cycle 00803, expect 0, get 0 >> Pass cycle 00804, expect 8, get 8 >> Pass					
cycle U5/48, expect(5,5,7,6) , get(5,5,7) >> rass cycle 05785, expect(5,7,6) , get(5,7,6) >> Pass cycle 057bc, expect(7,7,7) , get(7,7,7) >> Pass cycle 057fb, expect(7,6,6) , get(7,6,6) >> Pass			<pre># cycle 00802, expect 7, get 7 >> Pass # cycle 00803, expect d, get d >> Pass # cycle 00804, expect 7, get 7 >> Pass # Decoding finished, ALL PASS # ** Note: @finish : D:/IC Contest/hw3-2/tb_Decoder.sv(228) # Time: @finish : D:/IC Time: /testfixture_decoder</pre>					
	Synthesis Re	sult	en	coder		decoder		
Total logic	elements		720		110			
Total mem	Total memory bit		16392		0			
Embedded multiplier 9-bit element		0		0				

Simulation time img0	1321260	61590	
Simulation time img1	1265250	61620	
Simulation time img2	675720	61590	

Flow Status Successful - Mon Apr 11 20:39:51 2022 Ouartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition LZ77_Encoder Top-level Entity Name LZ77_Encoder Family Cvdone II EP2C70F896C8 Device Timing Models Final 720 / 68,416 (1 %) Total logic elements 683 / 68,416 (< 1 %) Dedicated logic registers 217 / 68,416 (< 1 %) Total registers 217 28 / 622 (5 %) Total pins Total virtual pins 16,392 / 1,152,000 (1 %) Total memory bits Embedded Multiplier 9-bit elements 0/300(0%) Total PLLs 0/4(0%)

Successful - Mon Apr 11 18:38:20 2022 Flow Status Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition Revision Name LZ77_Decoder Top-level Entity Name LZ77 Decoder Cyclone II Family Device EP2C70F896C8 Timing Models Final 110 / 68,416 (< 1 %) Total logic elements Total combinational functions 67 / 68,416 (< 1 %) Dedicated logic registers 84 / 68,416 (< 1 %) 27 / 622 (4 %) Total pins Total virtual pins Total memory bits 0 / 1,152,000 (0 %) Embedded Multiplier 9-bit elements 0 / 300 (0 %) Total PLLs 0/4(0%)

Description of your design

Encoder 設計分為 5 步驟 ,第 1 步讀取 image ,第 2 步填滿 lookahead_buffer,第三步找出最長的 match_len、offset 及 char_nxt,第 4 步左移 search_buffer 並將 look_ahead 中對應的字串移到 search_buffe,第 5 步看是否遇到\$,有就結束沒有則重新回到第 2 步。

Decoder 每次將 search_buffer 左移一位及 code_len 減 1,並將 search_buffer 填入新的值,若 code_len 不為 0 就填入 search_buffer[code_pos],若為 0 就填入 char_nxt 同時若 char_data 為\$代表結束。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element)$