# Ho Chi Minh City National University University of Information Technology Computer Engineering



Digital System Design With Verilog

Subject: FIFO AND SRA

Class: CE213.P21.2

Instructor: Hồ Ngọc Diễm


Performed by students: Trương Thiên Quý

Ho Chi Minh City, 4/2025

# FIFO STRUCTURAL:

FIFO is a memory in which data entered first will be output first. It includes 5 blocks with important function: Counter (Front and Back), Ram32x8, Equal, and Mux2 1.

#### a. Architecture:



- According to the designed architecture, FIFO uses "RAM32X8" memory. With the address selected from the set "Mux\_2\_1" with the selected data being 2 numbers representing the 2 addresses "Front" and "Back". When "Write" we will write data to the "Back" address and "Back" will add 1 to indicate the next free memory cell, conversely, when "Read" we will read data from the "Front" address and Front will also add to point to the cell with the next data.
- The input signals are as follows:
  - CLK: When positive edge CLK, "Output" will change according to "Input". The "Reset" signal alone can reset FIFO at any time.
  - Input: input data.
  - Enable:
    - o When "Enable" equal 0, FIFO will not write or read and "Output" is now equal Z.
    - o In contrast, FIFO works.
  - Read/Write:
    - When this signal is equal to 0, the FIFO will perform the function of "Read" data from the "Front" address, if FIFO not empty, "Output" will be equal to that data.
    - O When this signal is equal to 1, if FIFO not full, it will perform the function of "Write" data to the "Back" and "Output" addresses at this time equal to Z.

- Reset:
  - o When "Reset" equal 0, FIFO works normally.
  - On the contrary, "Reset" equal 1, FIFO will return to its original state, that is the "Front" and "Back" addresses are both equal to 0, FIFO is empty.
- Output signals are as follows:
  - Output: output data.
  - Empty: When "Front" is equal to "Back", then "Empty" equals 1, which means the FIFO is empty and can write data to the "Back" address. Otherwise, "Empty" equals 0.
  - Full: When all memory cells have data, meaning "Back" and "Front" point to the same address cell, but with different sign bits, it can be said that "Back" just points to the last empty memory cell and after increasing by 1 unit, it is at the correct address "Front".


In this design, "Empty" and "Full" have 5 bits but only the first 4 bits are used as the address, the last bit is the sign bit to identify "Full".

### b. Verilog code:

```
module FIFO (Output, Empty, Full, Input, Reset, Read Write, Enable, CLK);
 2
      //define IO
 3
       input [7:0] Input;
        input Reset, Read_Write, Enable, CLK;
 4
5
        output [7:0] Output;
        output Empty, Full;
 6
7
     //define wire/reg
8
9
        wire Front E, Back E, A, Equal;
10
         wire [5:0] Front, Back;
11
         wire [4:0] Address;
12
     //body
13
     and instl (Front E, ~Read Write, Enable);
        and inst2 (Back_E, Read_Write, Enable);
14
15
16
        Up Counter inst3 (Front, Reset, CLK, Front E);
17
        Up Counter inst4 (Back, Reset, CLK, Back E);
18
19
         Equal 5b inst5 (Equal, Front[4:0], Back[4:0]);
20
         Mux 2 1 5b inst6 (Address, Front[4:0], Back[4:0], Back E);
21
         Ram_32x8 inst7 (Output, Input, Address, Back_E, Enable);
22
23
         xor inst8 (A, Front[5], Back[5]);
24
         and inst9 (Empty, Equal, ~A);
25
         and inst10 (Full, Equal, A);
26
      endmodule
```

In Verilog code we also design modules, and input/output signals like the above architecture.


# c. RTL after synthesis:



We see it is similar to the previously designed architecture.

# 1. Ram\_32x8:

## a. Architecture:




- Connecting the 4 blocks of 8x8 memory cell, we get a 32x8 block of memory cells.
- The "Output" signals are in turn connected to the tri-state, relying on the CS x (RWS)' signal to control the "Output" in read and write states.

- The Row\_Select pins connect to the 5 to 32 decoder to access the address of each row (register).
- RWS x CS input to generate the Write Enable signal.

```
module Ram 32x8 (Output, Data, Address, Write Enable, Chip Select);
      //define IO
 2
         input [4:0] Address;
         input [7:0] Data;
 5
        input Write Enable, Chip Select;
         output [7:0] Output;
 6
 7
8
     //define wire/reg
         wire WE, CS;
9
10
         wire [32:0] RS;
11
        wire [7:0] Out;
12
     //body
13
         and instl (WE, Write Enable, Chip Select);
14
         and inst2 (CS, ~Write Enable, Chip Select);
15
16
         Decoder 5to32 inst3 (Address, RS);
17
18
         Memory 8x8 inst4 (Out, Data, RS[7:0], WE);
19
         Memory 8x8 inst5 (Out, Data, RS[15:8], WE);
         Memory 8x8 inst6 (Out, Data, RS[23:16], WE);
20
21
         Memory_8x8 inst7 (Out, Data, RS[31:24], WE);
22
23
24
         bufifl inst8 (Output[0], Out[0], CS);
         bufifl inst9 (Output[1], Out[1], CS);
25
26
         bufifl instl0 (Output[2], Out[2], CS);
27
        bufifl instll (Output[3], Out[3], CS);
28
         bufif1 instl2 (Output[4], Out[4], CS);
29
         bufifl instl3 (Output[5], Out[5], CS);
30
         bufifl instl4 (Output[6], Out[6], CS);
31
         bufif1 inst15 (Output[7], Out[7], CS);
32
33
   endmodule
34
```


In Verilog code we also design modules, and input/output signals like the above architecture.

# c. RTL after synthesis:



We see it is similar to the previously designed architecture.

- Decoder\_5to32:
- a. Architecture:



• To control the registers through the Row\_select signal, we use the decoder 5 to 32. Thus, the Ram bar will now have 32 addresses represented by 5 bits.


• Components of decoder 5 to 32: We design decoder 5 to 32 with 4 decoders 3 to 8 and will control them with 1 decoder 2 to 4 as shown above:

## b. Verilog code:

```
module Decoder 5to32(Select, D);
 1
 2
      //define IO
 3
         input [4:0] Select;
 4
         output [31:0] D;
 5
      //define wire/reg
 6
         wire [3:0] D24;
 8
 9
      //body
         Decoder_2to4 inst0 (Select[4:3], 1, D24[3:0]);
10
         Decoder_3to8 instl (Select[2:0], D24[0], D[7:0]);
11
12
         Decoder_3to8 inst2 (Select[2:0], D24[1], D[15:8]);
13
         Decoder 3to8 inst3 (Select[2:0], D24[2], D[23:16]);
         Decoder 3to8 inst4 (Select[2:0], D24[3], D[31:24]);
14
15
      endmodule
16
17
```


In Verilog code we also design modules, and input/output signals like the above architecture.

#### c. RTL:



# o Decoder\_2to4:

a. Architecture:



# Truth table:


	Input		Output				
Е	A1	Α0	D3	D2	D1	D0	
0	Х	X	0	0	0	0	
1	0	0	0	0	0	1	
1	0	1	0	0	1	0	
1	1	1	0	1	0	0	
1	1	0	1	0	0	0	

D0 = E.A1'.A0'; D1 = E.A1'.A0; D2 = E.A1.A0; D3 = E.A1.A0';


```
module Decoder 2to4(Select, Enable, D);
 2
      //define IO
 3
         input [1:0] Select;
         input Enable;
 4
 5
         output [3:0] D;
 6
 7
      //define_wire/reg
 8
9
      //body
10
         and inst2 (D[0], ~Select[0], ~Select[1], Enable);
11
         and inst3 (D[1], Select[0], ~Select[1], Enable);
         and inst4 (D[2], ~Select[0], Select[1], Enable);
12
13
         and inst5 (D[3], Select[0], Select[1], Enable);
14
15
      endmodule
16
```

In Verilog code we also design logic gates and input/output signals like the above architecture.

## c. RTL:



- o Decoder\_3to8:
- a. Architecture:



#### Truth table:


Input			Output								
E	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	1	0	0	0	0	0	1	0	0
1	0	1	0	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	1	0	1	0	0	0	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0

```
D0 = E.A2'.A1'.A0'; D1 = E.A2'.A1'.A0; D2 = E.A2'.A1.A0'; D3 = E.A2'.A1.A0; D4 = E.A2.A1'.A0'; D5 = E.A2.A1'.A0; D6 = E.A2.A1.A0'; D7 = E.A2.A1.A0;
```


### b. Verilog code:

```
module Decoder 3to8(Select, Enable, D);
 2
      //define IO
 3
         input [2:0] Select;
 4
         input Enable;
 5
         output [7:0] D;
 6
7
      //define wire/reg
8
9
      //body
10
         and inst3 (D[0], ~Select[0], ~Select[1], ~Select[2], Enable);
11
         and inst4 (D[1], Select[0], ~Select[1], ~Select[2], Enable);
12
         and inst5 (D[2], ~Select[0], Select[1], ~Select[2], Enable);
         and inst6 (D[3], Select[0], Select[1], ~Select[2], Enable);
13
         and inst7 (D[4], ~Select[0], ~Select[1], Select[2], Enable);
14
15
         and inst8 (D[5], Select[0], ~Select[1], Select[2], Enable);
         and inst9 (D[6], ~Select[0], Select[1], Select[2], Enable);
16
         and inst10 (D[7], Select[0], Select[1], Select[2], Enable);
17
18
19
      endmodule
```

In Verilog code we also design logic gates and input/output signals like the above architecture.




- Memory 8x8:
- a. Architecture:



For design convenience, we first design Memory\_Cell\_8\_bits, then combine the 8 newly designed registers to form Memory\_8x8.

- Memory 8x8: it includes 8 Memory Cell 8 bit:
- a. Code:

```
module Memory_8x8(Output, Input, Row_Select, Write_Enable);
 2
      //define IO
         input [7:0] Input, Row Select;
 3
 4
         input Write Enable;
 5
         output [7:0] Output;
 6
 7
     //define wire/reg
8
9
      //body
        Memory_Cell_8_bits inst0 (Output, Input, Row_Select[0], Write_Enable);
10
         Memory Cell 8 bits instl (Output, Input, Row Select[1], Write Enable);
11
         Memory Cell 8 bits inst2 (Output, Input, Row Select[2], Write Enable);
12
         Memory_Cell_8_bits inst3 (Output, Input, Row_Select[3], Write_Enable);
13
14
         Memory_Cell_8_bits inst4 (Output, Input, Row_Select[4], Write_Enable);
15
         Memory_Cell_8_bits inst5 (Output, Input, Row_Select[5], Write_Enable);
16
         Memory_Cell_8_bits inst6 (Output, Input, Row_Select[6], Write_Enable);
17
         Memory Cell 8 bits inst7 (Output, Input, Row Select[7], Write Enable);
18
      endmodule
```




We see it is similar to the previously designed architecture.

Memoy\_Cell\_8\_bit: It includes 8 Memory Cell:

a. Code:

```
module Memory_Cell_8_bits(Output, Input, Row_Select, Write_Enable);
 2
      //define IO
         input [7:0] Input;
 3
 4
         input Row_Select, Write_Enable;
 5
         output [7:0] Output;
 6
 7
      //define wire/reg
 8
9
      //body
10
         Memory_Cell inst0 (Output[0], Input[0], Row_Select, Write_Enable);
11
         Memory_Cell instl (Output[1], Input[1], Row_Select, Write_Enable);
12
         Memory_Cell inst2 (Output[2], Input[2], Row_Select, Write_Enable);
13
         Memory_Cell inst3 (Output[3], Input[3], Row_Select, Write_Enable);
14
         Memory_Cell inst4 (Output[4], Input[4], Row_Select, Write_Enable);
15
         Memory_Cell inst5 (Output[5], Input[5], Row_Select, Write_Enable);
16
         Memory_Cell inst6 (Output[6], Input[6], Row_Select, Write_Enable);
17
         Memory Cell inst7 (Output[7], Input[7], Row Select, Write Enable);
18
      endmodule
```


#### b. RTL:



# Memory\_Cell:

- Memory cell (MC) is the smallest unit used to store data in RAM.
- In this design use D-latch. Buffer tri is used to control the output of MC.
- > The input Row\_Select connected to the tri-state controls the output of the MC. Combined with Write\_Enable to control read and write state.


## a. Architecture:



```
module Memory_Cell(Output, Input, Row_Select, Write_Enable);
 2
      //define IO
 3
         input Input, Row_Select, Write_Enable;
 4
         output Output;
 5
 6
      //define wire/reg
 7
         wire Q, ENA;
8
9
      //body
         and inst (ENA, Row_Select, Write_Enable);
10
11
         D Latch instl (Q, Input, ENA);
12
         bufif1 inst2 (Output, Q, Row_Select);
      endmodule
13
```

In Verilog code we also design logic gates and input/output signals like the above architecture.


## c. RTL:



We see it is similar to the previously designed architecture.

# **D\_Latch:**


a. Architecture:



```
module D_Latch(Q, D, E);
 1
 2
      //define IO
         input D, E;
 3
 4
         output Q;
 5
      //define wire/reg
 6
 7
         wire Al, A2, Q_not;
 8
 9
      //body
10
         and instl (Al, ~D, E);
         and inst2 (A2, D, E);
11
         nor inst3 (Q not, A2, Q);
12
13
         nor inst4 (Q, Al, Q_not);
14
      endmodule
15
```


In Verilog code we also design logic gates and input/output signals like the above architecture.

## c. RTL:



We see it is similar to the previously designed architecture.

- 2. Mux\_2\_1\_5b: connect 5 block Mux\_2\_1:
- a. Architecture:




## b. Verilog code

```
1
      module Mux_2_1_5b(Output, Input1, Input2, Select);
 2
      //define IO
 3
         input [4:0] Input1, Input2;
 4
         input Select;
         output [4:0] Output;
 5
 6
 7
      //define wire/reg
 8
      //body
 9
10
         Mux 2 1 inst (Output[0], Input1[0], Input2[0], Select);
11
         Mux 2 1 instl (Output[1], Inputl[1], Input2[1], Select);
         Mux_2_1 inst2 (Output[2], Input1[2], Input2[2], Select);
12
13
         Mux_2_1 inst3 (Output[3], Input1[3], Input2[3], Select);
         Mux 2 1 inst4 (Output[4], Input1[4], Input2[4], Select);
14
15
16
      endmodule
17
```


In Verilog code we also design modules, and input/output signals like the above architecture.

# c. RTL:



# Mux\_2\_1\_1b:


#### a. Architecture:




# b. Verilog code:

```
module Mux 2 1 (Output, Input1, Input2, Select);
 2
      //define IO
 3
         input Input1, Input2, Select;
         output Output;
 4
 5
 6
      //define wire/reg
7
         wire Al, A2;
8
9
      //body
10
         and instl (Al, ~Select, Inputl);
         and inst2 (A2, Select, Input2);
11
12
13
         or inst3 (Output, Al, A2);
14
15
      endmodule
```

#### c. RTL:




- 3. Equal\_5b: we use xor2 gate, if 2 input of xor2 gate is the same, the output will equal 0, so we have a not gate after output of xor2 gate, the purpose is if 2 input is the same, the final output is 1.
- a. Architecture:




```
module Equal_5b (Output, Input1, Input2); //if Input1 = Input2 => Output = 1
     //define IO
2
3
       input [4:0] Input1, Input2;
        output Output;
 4
5
 6
     //define_wire/reg
7
        wire [4:0] XOR;
8
9
     //body
10
        xor inst (XOR[0], Input1[0], Input2[0]);
        xor instl (XOR[1], Inputl[1], Input2[1]);
11
        xor inst2 (XOR[2], Input1[2], Input2[2]);
12
13
        xor inst3 (XOR[3], Input1[3], Input2[3]);
14
        xor inst4 (XOR[4], Input1[4], Input2[4]);
15
       nor inst5 (Output, XOR[0], XOR[1], XOR[2], XOR[3], XOR[4]);
16
17
   endmodule
```

#### c. RTL:



# 4. Up\_Counter:

a. Architecture:



b. Verilog code:


```
module Up_Counter (Output, Reset, CLK, Enable);
 2
      //define IO
 3
         input CLK, Reset, Enable;
 4
         output [5:0] Output;
 5
 6
      //define wire/reg
 7
         wire [5:0] Count, A;
8
9
      //body
10
         Adder_6b inst (Count, Output, 0, Enable);
         Mux 2 1 6b instl (A, Count, O, Reset);
11
12
         D FF 6b inst2 (Output, A, CLK);
13
14
      endmodule
15
```

#### c. RTL:



## I. Add 6b:

a. Architecture:




## b. Verilog code:

```
1
      module Adder 6b(Sum, Input1, Input2, C in);
 2
      //define IO
 3
         input [5:0] Input1, Input2;
 4
         input C in;
         output [5:0] Sum;
 5
 6
 7
      //define wire/reg
 8
         wire [5:0] C;
 9
      //body
10
         Adder 1b inst (Sum[0], C[0], Input1[0], Input2[0], C in);
11
12
         Adder lb instl (Sum[1], C[1], Inputl[1], Input2[1], C[0]);
         Adder 1b inst2 (Sum[2], C[2], Input1[2], Input2[2], C[1]);
13
         Adder_lb inst3 (Sum[3], C[3], Input1[3], Input2[3], C[2]);
14
15
         Adder 1b inst4 (Sum[4], C[4], Input1[4], Input2[4], C[3]);
16
         Adder 1b inst5 (Sum[5], C[5], Input1[5], Input2[5], C[4]);
17
18
      endmodule
```

In Verilog code we also design modules, and input/output signals like the above architecture.


# c. RTL:



We see it is similar to the previously designed architecture.

# *Add\_1b*:


# a. Architecture:




b. Verilog code:

```
module Adder_lb (Sum, C_out, Input1, Input2, C_in);
 2
      //define IO
 3
         input Input1, Input2, C_in;
 4
         output Sum, C_out;
 5
 6
      //define wire/reg
 7
         wire A, B, C;
 8
 9
      //body
10
         xor inst (A, Input1, Input2);
11
         xor instl (Sum, A, C_in);
12
13
         and inst2 (B, A, C_in);
         and inst3 (C, Input1, Input2);
14
         or inst4 (C_out, B, C);
15
16
17
     endmodule
18
```

c. RTL:




- II. Mux 2 1 6b:
- a. Architecture:



```
module Mux_2_1_6b(Output, Input1, Input2, Select);
      //define IO
 2
         input [5:0] Input1, Input2;
 3
 4
         input Select;
 5
         output [5:0] Output;
 6
 7
      //define wire/reg
 8
 9
      //body
         Mux 2 1 inst (Output[0], Input1[0], Input2[0], Select);
10
         Mux_2_1 instl (Output[1], Inputl[1], Input2[1], Select);
11
12
         Mux 2 1 inst2 (Output[2], Input1[2], Input2[2], Select);
         Mux 2 1 inst3 (Output[3], Input1[3], Input2[3], Select);
13
         Mux_2_1 inst4 (Output[4], Input1[4], Input2[4], Select);
14
15
         Mux 2 1 inst5 (Output[5], Input1[5], Input2[5], Select);
16
      endmodule
17
```

In Verilog code we also design modules, and input/output signals like the above architecture.



- III. D\_FF\_6b:
  - a. Verilog code:

```
module D_FF_6b(Q, D, CLK);
 2
      //define_IO
 3
         input [5:0] D;
 4
         input CLK;
 5
         output [5:0] Q;
 6
 7
      //define_wire/reg
 8
 9
      //body
         D_FF inst (Q[0], D[0], CLK);
10
11
         D_FF instl (Q[1], D[1], CLK);
         D_FF inst2 (Q[2], D[2], CLK);
12
13
         D_FF inst3 (Q[3], D[3], CLK);
14
         D_FF inst4 (Q[4], D[4], CLK);
15
         D_FF inst5 (Q[5], D[5], CLK);
      endmodule
16
```

In Verilog code we also design modules, and input/output signals like the above architecture.

# b. RTL:

