DIGITAL CIRCUIT DESIGN WITH HDL

Course outline

- Chapter 1: Introduction
- Chapter 2: Verilog Language Concepts
- Chapter 3: Structural modeling
- Chapter 4: Behavioral modeling
- Chapter 5: Finite State machines
- Chapter 6: Tasks and Functions
- Chapter 7: Functional Simulation/Verification (Testbench)
- Chapter 8: Synthesis of Combinational and Sequential Logic
- Chapter 9: Post-synthesis design tasks
- Chapter 10: VHDL introduction

Ref: Michael D. Ciletti_Advanced Digital Design with the Verilog HDL- Chapter 6



Task of the designer

Understand how to synthesize combinational logic
Understand how to synthesize sequential logic
Understand how language constructs synthesize

Anticipate the results of synthesis

Adhere to style conventions

 Understanding how to write synthesis-friendly Verilog model is the key to automated design methods.



Synthesis tool


- Synthesis tools perform many tasks:
- Detect and eliminate redundant logic
- Detect combination feedback loops
- Exploit don't care condition
- Detect unused states
- Detect and collapse equivalent states
- Synthesize optimal, technology mapping

- ...




Modified Y-chart

Synthesis creates a sequence of transformations between views of a circuit, from a higher level of abstraction to a lower one, with each step leading to a more detailed description of the physical reality.





Synthesis tool organization




Design Goals: Functionality, area, timing, testability

 Optimization: with logic transformation (ex: Decomposition, Factoring, Extraction, Substitution...)



Decomposition

- Decompose a function into new nodes
- Re-use the new nodes in fanout paths






Factoring

$$F = ac + ad + bc + bd + e$$

$$F = (a + b)(c + d) + e$$





Synthesis of Combinational Logic

Options:

- Netlist of primitives
- User-defined primitive
- Continuous assignments
- Level-sensitive cyclic behavior
- Procedural continuous assignment (assign ... deassign)

Some EDA vendors do not support synthesis of UDP and assign...deassign




Synthesis: Netlist of Primitives

Example:


```
module boole_opt (y_out1, y_out2, a, b, c, d, e);
output
               y out1, y out2;
 input
               a, b, c, d, e;
               (y1, a, c);
 and
               (y2, a, d);
 and
               (y3, a, e);
 and
               (y4, y1, y2);
 or
               (y_out1, y3, y4);
 or
               (y5, b, c);
 and
               (y6, b, d);
 and
               (y7, b, e);
 and
               (y8, y5, y6);
 or
               (y \text{ out2}, y7, y8);
 or
endmodule
```



Synthesis: Netlist of Primitives



Quartus synthesis result



Another synthesis result

- Loại bỏ những dư thừa
- Bảo đảm mạch nhỏ nhất




Synthesis: Continuous Assignment


- Built-in operators have physical counterparts
- Continuous assignment statements are synthesizable
- Will produce (1) combinational logic, (2) latch, (3) three-state output

```
module or_nand (y, enable, x1, x2, x3, x4);
  output y;
  input     enable, x1, x2, x3, x4;

assign y = ~(enable & (x1 | x2) & (x3 | x4));
endmodule
```








Another synthesis result





Synthesis: Continuous Assignment

Synthesis: conditional operator in continuous assignment

```
module udp(y, select, sig_G, sig_max, sig_a, sig_b);
output y;
input select, sig_G, sig_max, sig_a, sig_b;
assign y = (select == 1) || (sig_G ==1) || (sig_max == 0) ? sig_a : sig_b;
endmodule
```








Quartus synthesis result



Synthesis: Continuous Assignment

A conditional operator assigns the value z to the right-hand side expression of a continuous assignment will synthesize to a three-state device.

```
module udp (y_out, sel, data);
output [3:0] y_out;
input [3:0] data;
input sel;
assign y_out = sel ? data : 4'bz;
endmodule
```





Synthesis: Level-sensitive cyclic behavior


A level-sensitive cyclic behavior will synthesize to combinational logic if it assigns a value to each output for every possible value of its inputs.

- The event control expression of the behavior must be sensitive to every input
- Every path of the activity flow must assign value to every output.

```
module comparator (a_gt_b, a_lt_b, a_eq_b, a, b);
parameter
              size = 2;
output
                         a gt b, a lt b, a eq b;
input
              [size: 1]
                              a, b;
                         a gt b, a lt b, a eq b;
 reg
integer
always @ (a or b) begin: compare loop
  for (k = size; k > 0; k = k-1) begin
    if (a[k] != b[k]) begin
      a gt b = a[k];
     a It b = \sim a[k];
     a eq b = 0;
    disable compare loop;
   end
              // if
              // for loop
  end
  a gt b = 0;
  a It b = 0;
  a eq b = 1:
              // compare loop
 end
endmodule
```



Synthesis: Level-sensitive cyclic behavior






Synthesis: Priority structure

- An if statement implies higher priority to the first branch than to the remaining branches.
- If branching is mutually exclusive, synthesis produces a mux structure
- Otherwise create a priority structure

```
module mux 4pri (y, a, b, c, d, sel a, sel b, sel c);
output
input
          a, b, c, d, sel a, sel b, sel c;
reg y;
  always @ (sel a or sel b or sel c or a or b or c or d)
   begin
          (sel a == 1)
                                              // highest priority
     if
                               v = a: else
     if
          (sel b == 0)
                               y = b; else
          (sel c == 1)
                               v = c; else
                                              // lowest priority
                               v = d:
   end
endmodule
```



Quartus synthesis result

Change to y=1'bx (or 1'bz) -> check synthesis (next slide)


Case is synthesized similarly.

Even when the list of case items is not mutually exclusive a synthesis tool might allow the user to direct that they be treated without priority (e.g., Synopsys *parallel_case* directive).




Exploit don't care condition

An assignment to **x** in a **case** or an **if** statement will be treated as a don't care condition in synthesis.




An assignment to **z** in **case** or if statement -> tri-state driver






Synthesis ASICs cell

Synthesis Result (With Library Cells)



An alternative implementation





Synthesis: Resource sharing

 If the dataflow within the behavior do not conflict, the resource can be shared between one or more paths


```
assign y_out = sel ? data_a + accum : data_a + data_b;
```

Consequently, the operators can be implemented by a shared adder whose input datapaths are multiplexed. This feature is vendor-dependent. If the tool does not automatically implement resource sharing, the description must be written to force the sharing.

 The use of parentheses in the description in res_share forces the synthesis tool to multiplex the datapath



Synthesis: Resource sharing





Synthesis of sequential logic with latch

- A set of feedback –free netlist of combinational primitives will synthesize into latch-free combinational logic.
- A set of feedback –free netlist of continuous assignments will synthesize into latch-free combinational logic.
- A continuous assignment with feedback in a conditional operator will synthesize into a latch.

assign data_out = (CS_b == 0) ? (WE_b == 0) ? data_in : data_out : 1'bz;




Synthesis of sequential logic with Latch

- Accidental synthesis of Latch
- Intentional synthesis of Latch



Accidental synthesis of Latch


- A Verilog description of combinational logic must assign value to the outputs for all possible values of the inputs.
- Incomplete specification infers Latch



A synthesis result



Intentional synthesis of Latch





Flip-flop or Latch

- Memory inferred for an edge-sensitive cyclic behavior will be synthesized as a flip flop
- Memory inferred for a level-sensitive cyclic behavior or a continuous assignment with feedback will be synthesized as a latch
- Note: an incomplete conditional statement (*if...else*) or a *case* statement in a level-sensitive cyclic behavior will synthesize to a latch.
- Note: an incomplete conditional statement statement (*if...else*) or a *case* statement in an edge-sensitive cyclic behavior will synthesize to a flip-flop with circuitry effectively implementing clock enable.



Synchronizing signal

- The order in which signals appear in the event control expression of an edge-sensitive cyclic behavior does not determine which signal is the synchronizing signal
- The sequence in which signals are decoded in the statement that follows the
 event control expression of an edge-sensitive cyclic behavior determines
 which of the edge-sensitive signals are control signals and which is the clock
 (i.e., the synchronizing signal).

Note: If the event control expression is sensitive to the edge of more than one signal, an *if* statement must be the first statement in the behavior.




Example: Synthesis of a 4-bit Parallel Load Data Register

```
module D reg4 a (Data out, clock, reset, Data in);
 output
             [3: 0]
                     Data out;
             [3: 0]
 input
                      Data in:
                     clock, reset;
 input
             [3: 0]
                      Data out;
 reg
 always @ (posedge clock or posedge reset)
  begin
   if (reset == 1'b1) Data out <= 4'b0;
    else Data out <= Data in;
   end
endmodule
```

- The positive edge of reset appears in the event control expression and appears in the first clause of the if statement
- The positive edge of clock also appears in the event control expression, but is not explicitly decoded by the branch statement that follows the event control expression.




Example: Synthesis of a 4-bit Parallel Load Data Register



A synthesis result



Another example:






A variable that is referenced within an edge-sensitive behavior before it is assigned value by the behavior will be synthesized as the output of a flip-flop.

```
module swap synch (data a, data b, set1, set2, clk); // Typo at text
 output
             data a, data b;
                                                    // Typo at text
            clk, set1, set2;
 input
             data a, data b;
 reg
 always @ (posedge clk)
  begin
   if (set1) begin data a <= 1; data b <= 0; end else
    if (set2) begin data a <= 0; data b <= 1; end else
      else
       begin
        data b <= data a;
        data a <= data b;
       end
  end
endmodule
```





A synthesis result



A variable that is assigned value by a cyclic behavior before it is referenced within the behavior, but is not referenced outside the behavior, will be eliminated by the synthesis process.

```
module or4 behav (y, x in);
 parameter
              word length = 4;
 output
              [word_length - 1: 0] x in;
 input
 reg
                                 #Eliminated in synthesis
 integer
 always @ x in
  begin: check for 1
   v = 0:
   for (k = 0; k \le word length -1; k = k+1)
    if (x_in[k] == 1) begin
       v = 1;
       disable check for 1;
    end
  end
endmodule
```



D_out is not referenced outside the scope of the behaviorA synthesis tool will eliminate D_out. output of a flip-flop.

```
module empty_circuit (D_in, clk);
input D_in;
input clk;
reg D_out;

always @ (posedge clk) begin
D_out <= D_in;
end
endmodule
```

Note: If *empty_circuit* is modified to declare *D_out* as an output port, *D_out* will be synthesized as the output of a flip-flop.



Synthesis of Data types

- The identity of nets that are primary inputs or outputs are retained in synthesis
- Internal nets may be eliminated by synthesis
- Integers are stored as 32-bit words (minimum per IEEE 1364)
- Used sized parameters rather than integer parameters



Synthesis of Operators

Some operators may map directly into library cells (e.g. +, 1, <, >, =) Synthesis might impose restrictions on an operator

- Shift operators is allowed only if the shift index is a constant
- Reduction, bitwise, and logical operators synthesize to equivalent gates
- Conditional operator synthesizes to a mux structure
- If both operands of * are constant the tool produces the constant result
- If one operand of * is a power of 2 the synthesis tool forms the result by left-shifting the other operand
- If one operand of / is a power of 2 the result will be formed by rightshifting the other operand



Synthesis of Operators

Use parentheses within expressions to influence the outcome of synthesis

```
assign sum1 = a + b + c + d;
assign sum2 = (a + b) + (c + d);
```

endmodule

