


Register and Counters


Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences
 - Counter Design Using D Flip-Flops
- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations


4bit D Flip-Flop Registers



(a) Using gated clock




(b) With clock enable




(c) Symbol

Data Transfer Between Registers




Use of Registers(1/2)

- ❖ Logic Diagram for 8-bit Register with Tri-State Output.




(a)




(b)

Use of Registers(2/2)




- ❖ If $EF = 00$, A is stored in G (or H).
- ❖ If $EF = 01$, B is stored in G (or H).
- ❖ If $EF = 10$, C is stored in G (or H).
- ❖ If $EF = 11$, D is stored in G (or H).

N-Bit Parallel Adder with Accumulator



Adder Cell with Mux




- A design example for 'modular' design
- Suitable for Verilog "sub-circuit" design module

Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences
 - Counter Design Using D Flip-Flops
- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations

Shift Registers




(a) Flip-flop connections

Initial:

Q₃Q₂Q₁Q₀ = 0101

SI = 1,1,0,1



(b) Timing diagram

Register States:

0101


1010

1101


0110

1011


Application



(a) Block diagram



(b) Logic diagram




For the purpose

- Delay of 7 clock Cycles
- Buffer of data


Parallel-in ,Parallel-out (PIPO) Right Shift Register

Inputs		Next State				Action
Sh (Shift)	L (Load)	Q_3^+	Q_2^+	Q_1^+	Q_0^+	
0	0	Q_3	Q_2	Q_1	Q_0	No change
0	1	D_3	D_2	D_1	D_0	Load
1	X	SI	Q_3	Q_2	Q_1	Right shift




(a) Block diagram

$D_3D_2D_1D_0 = 1011$




(b) Implementation using flip-flops and MUXes

Timing Diagram




$$D_3D_2D_1D_0 = 1011$$

Shift Register with Inverted Feedback



(a) Flip-flop connections



(b) State graph

Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences
 - Counter Design Using D Flip-Flops
- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations

Use T F/F (1/2)

State Table

Present State			Next State			Flip-Flop Inputs		
C	B	A	C ⁺	B ⁺	A ⁺	T _C	T _B	T _A
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

As Function of (A,B,C)!

Using T F/F (2/2)

❖ K-map

BA \ C	C	
	0	1
00	0	0
01	0	0
11	1	1
10	0	0

T_C


BA \ C	C	
	0	1
00	0	0
01	1	1
11	1	1
10	0	0

T_B

$$T_C = AB$$

$$T_B = A$$

❖ Implement



Use D F/F (1/2)

State Table

Present State			Next State			Flip-Flop Inputs		
C	B	A	C ⁺	B ⁺	A ⁺	D _C	D _B	D _A
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0

As Function of (A,B,C)!

Using D F/F (2/2)

❖ K-map

$BA \backslash C$	0	1
00	0	1
01	0	1
11	1	0
10	0	1

D_C

$$= C \oplus AB$$

$BA \backslash C$	0	1
00	0	0
01	1	1
11	0	0
10	1	1

D_B


$$= A \oplus B$$

$BA \backslash C$	0	1
00	1	1
01	0	0
11	0	0
10	1	1

D_A

$$= A'$$


❖ Circuit Implement



Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences
 - Counter Design Using D Flip-Flops
- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations




State Diagram of a Counter



C	B	A	C+B+A ⁺
0	0	0	1 0 0
0	0	1	- - -
0	1	0	0 1 1
0	1	1	0 0 0
1	0	0	1 1 1
1	0	1	- - -
1	1	0	- - -
1	1	1	0 1 0


T _C	T _B	T _A
1	0	0
-	-	-
0	0	1
0	1	1
0	1	1
0	1	1
-	-	-
1	0	1

K-map Derivation




(a) Next-state maps for Table 12-3


Q	Q ⁺	T
0	0	0
0	1	1
1	0	1
1	1	0



$$T_C = C'B' + CB$$



$$T_B = C'A + CB'$$




$$T_A = C + B$$

(b) Derivation of T inputs


$$T = Q^+ \oplus Q$$

Logic Network




Timing Diagram of Counter

- ❖ Negative-edge triggered counter (3-bits).




IF....

- ❖ IF F/F's are initially set to $A=0$, $B=0$, $C=1$. Tracking signals through the network shows that $\underline{T_A=T_B=1}$, so the state changes to 111.




- ❖ When the power-on, the states of all F/F's are **unpredictable**
- ❖ → Don't care states should be checked to make sure that they eventually lead into the main counting sequence → or use **“power-on” reset**.

c.f. Shift Register with Inverted Feedback



(a) Flip-flop connections



(b) State graph


Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences

Counter Design Using D Flip-Flops

- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations

State Diagram of a Counter




C	B	A	$C+B+A^+$
0	0	0	1 0 0
0	0	1	- - -
0	1	0	0 1 1
0	1	1	0 0 0
1	0	0	1 1 1
1	0	1	- - -
1	1	0	- - -
1	1	1	0 1 0

$D_C D_B D_A$
1 0 0
- - -
0 1 1
0 0 0
1 1 1
- - -
- - -
0 1 0

Counter Design Using D Flip-Flops

- ❖ $D_C = C^+ = B'$
- ❖ $D_B = B^+ = C + BA'$
- ❖ $D_A = A^+ = CA' + BA' = A'(C + B)$



Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences
 - Counter Design Using D Flip-Flops
- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations

Using S-R F/F for Counter

❖ S-R flip-flop inputs

(a)			
S	R	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-

inputs not allowed


→

(b)			
Q	Q ⁺	S	R
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0
		1	0

→

(c)			
Q	Q ⁺	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Using S-R F/F



(a)				(b)				(c)			
S	R	Q	Q ⁺	Q	Q ⁺	S	R	Q	Q ⁺	S	R
0	0	0	0	0	0	0	0	0	0	0	X
0	0	1	1	0	1		1	0	1	1	0
0	1	0	0	0	1	1	0	1	0	0	1
0	1	1	0	1	0	0	1	1	1	X	0
1	0	0	1	1	1	1	0	0			
1	0	1	1	1	1		1	0			
1	1	0	-								
1	1	1	-								

inputs not allowed

C B A

C	B	A	C ⁺	B ⁺	A ⁺	S _C	R _C	S _B	R _B	S _A	R _A
0	0	0	1	0	0	1	0	0	X	0	X
0	0	1	-	-	-	X	X	X	X	X	X
0	1	0	0	1	1	0	X	X	0	1	0
0	1	1	0	0	0	0	X	0	1	0	1
1	0	0	1	1	1	X	0	1	0	1	0
1	0	1	-	-	-	X	X	X	X	X	X
1	1	0	-	-	-	X	X	X	X	X	X
1	1	1	0	1	0	0	1	X	0	0	1

Using S-R

BA \ C	0	1
00	1	1
01	X	X
11	0	0
10	0	X

C^+

BA \ C	0	1
00	0	1
01	X	X
11	0	1
10	1	X

B^+


$B = 0$ half
 $B = 1$ half

BA \ C	0	1
00	0	1
01	X	X
11	0	0
10	1	X

A^+

$A = 0$ half
 $A = 1$ half

From setup table



(c) Logic circuit

(a) Next-state maps

BA \ C	0	1
00		
01	X	X
11	X	1
10	X	X

R_C

$R_C = A$

BA \ C	0	1
00	1	X
01	X	X
11		
10		X

S_C

$S_C = B'$

BA \ C	0	1
00	X	
01	X	X
11	1	
10		X

R_B

$R_B = C'A$

BA \ C	0	1
00		1
01	X	X
11		X
10	X	X

S_B

$S_B = C$

(b) S-R flip-flop equations

BA \ C	0	1
00	X	
01	X	X
11	1	1
10		X

R_A

$R_A = A$

BA \ C	0	1
00		
01	X	X
11		
10	1	X

S_A

$S_A = CA' + BA' = A'(C + B)$

Using J-K

❖ J-K flip-flop inputs

(a)				(b)				(c)			
J	K	Q	Q ⁺	Q	Q ⁺	J	K	Q	Q ⁺	J	K
0	0	0	0	0	0	{	0 0	0	0	{	0 X
0	0	1	1	0	0		0 1	0	1		1 X
0	1	0	0	0	1	{	1 0	1	0	{	X 1
0	1	1	0	0	1		1 1	1	1		X 0
1	0	0	1	1	0	{	0 1			{	
1	0	1	1	1	0		1 1				
1	1	0	1	1	1	{	0 0				
1	1	1	0	1	1		1 0				

Set J,k

C	B	A	C ⁺	B ⁺	A ⁺	J _C	K _C	J _B	K _B	J _A	K _A
0	0	0	1	0	0	1	X	0	X	0	X
0	0	1	—	—	—	X	X	X	X	X	X
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	0	0	0	0	X	X	1	X	1
1	0	0	1	1	1	X	0	1	X	1	X
1	0	1	—	—	—	X	X	X	X	X	X
1	1	0	—	—	—	X	X	X	X	X	X
1	1	1	0	1	0	X	1	X	0	X	1

JK
Excitation
Table

Using J K

		C	
		0	1
BA	00	1	1
	01	X	X
	11	0	0
	10	0	X

C^*

		C	
		0	1
BA	00	0	1
	01	X	X
	11	0	1
	10	1	X

B^*

		C	
		0	1
BA	00	0	1
	01	X	X
	11	0	0
	10	1	X

A^*

(a) Next-state maps

		C	
		0	1
BA	00	1	X
	01	X	X
	11		X
	10		X

J_C

$$J_C = B'$$

		C	
		0	1
BA	00	X	
	01	X	X
	11	X	1
	10	X	X

K_C

$$K_C = A$$

		C	
		0	1
BA	00		1
	01	X	X
	11	X	X
	10	X	X

J_B

$$J_B = C$$

		C	
		0	1
BA	00	X	X
	01	X	X
	11	1	
	10		X

K_B

$$K_B = C'A$$

		C	
		0	1
BA	00		1
	01	X	X
	11	X	X
	10	1	X

J_A

$$J_A = C + B$$


		C	
		0	1
BA	00	X	X
	01	X	X
	11	1	1
	10	X	X

K_A

$$K_A = 1$$

(b) J-K flip-flop input equations

Implementation of JK-based Counter



(c) Logic circuit (omitting the feedback lines)

Outline

- ❖ 12.1 Register and Register Transfers
- ❖ 12.2 Shift Register
- ❖ 12.3 Design of Binary Counters
- ❖ 12.4 Counters for Other Sequences
 - Counter Design Using D Flip-Flops
- ❖ 12.5 Counter Design Using S-R and J-K
- ❖ 12.6 Derivation of Flip-Flop Input Equations

Derivation of Flip-Flop Input Equations

❖ Determine the F/F input equations from the ***Next-State Equations***

Type of Flip-Flop	Input	Q = 0		Q = 1		Rules for Forming Input Map From Next-State Map*	
		$Q^+ = 0$	$Q^+ = 1$	$Q^+ = 0$	$Q^+ = 1$	Q = 0 Half of Map	Q = 1 Half of Map
Delay	D	0	1	0	1	no change	no change
Trigger	T	0	1	1	0	no change	complement
Set-Reset	S	0	1	0	X	no change	replace 1's with X's**
	R	X	0	1	0	replace 0's with X's**	complement
J-K	J	0	1	X	X	no change	fill in with X's
	K	X	X	1	0	fill in with X's	complement

Important Tables

Q Q ⁺	D
0 0	0
0 1	1
1 0	0
1 1	1

Q Q ⁺	T
0 0	0
0 1	1
1 0	1
1 1	0

Q Q ⁺	S R
0 0	0 X
0 1	1 0
1 0	0 1
1 1	X 0


Q Q ⁺	J K
0 0	0 X
0 1	1 X
1 0	X 1
1 1	X 0

For Low-cost implement

Example:

Table 12-9

Input: A,B,Q



Derivation of Flip-Flop Input Equations

Using 4- Variable Maps

Q1 (T F/F)

Q_1A BC		00	01	11	10
		00	01	11	10
00	0	1	0	1	
01	X	1	1	0	
11	1	X	X	1	
10	0	0	0	X	

$Q_1 = 0$
half

$Q_1 = 1$
half

Q_1^+

Q_1A BC		00	01	11	10
		00	01	11	10
00	0	1	1	0	
01	X	1	0	1	
11	1	X	X	0	
10	0	0	1	X	

T_1

Q_1A BC		T_1			
		00	01	11	10
00	0	1	1	0	
01	X	1	0	1	
11	1	X	X	0	
10	0	0	1	X	

(a)

Q2 (SR F/F)

		AB			
		00	01	11	10
CQ_2	00	1	X	1	0
	01	0	0	X	1
	11	1	0	X	1
	10	X	0	0	1

Q_2^+

AB CQ_2		R_2			
		00	01	11	10
00	0	X	0	X	
01	1	1	X	0	
11	0	1	X	0	
10	X	X	X	0	

AB CQ_2		00	01	11	10
		00	01	11	10
00	1	X	1	0	
01	0	0	X	X	
11	X	0	X	X	
10	X	0	0	1	

S_2

(b)

Q3 (JK F/F)

		AB				
		00	01	11	10	
$Q_3 = 0$ half	Q_3C	00	0	0	1	X
	01	0	0	1	X	1
$Q_3 = 1$ half	11	X	X	0	0	
	10	1	1	1	0	
		Q_3^+				

$Q_3C \backslash AB$		AB			
		00	01	11	10
Q_3C	00	0	0	1	X
	01	0	1	X	1
	11	X	X	X	X
	10	X	X	X	X


$J_3 = A + BC$

$Q_3C \backslash AB$		00	01	11	10
		00	01	11	10
00	X	X	X	X	
01	X	X	X	X	
11	X	X	1	1	
10	0	0	0	1	

$K_3 = C + AB'$

(c)

Pre settable Counter



(a)

$ClrN$	Ld	Ct			
			C^+	B^+	A^+
0	X	X	0	0	0
1	1	X	D_C	D_B	D_A
1	0	0	C	B	A
1	0	1	Present state + 1		

(load)

(no change)

(b)

Pre-settable Counter


- ❖ Ld = Load
- ❖ Ct = Count
- ❖ ClrN = Clear

The next-state equations for the counter of Figure 12-20 are


$$A^+ = D_A = (Ld' \cdot A + Ld \cdot D_{Ain}) \oplus Ld' \cdot Ct$$

$$B^+ = D_B = (Ld' \cdot B + Ld \cdot D_{Bin}) \oplus Ld' \cdot Ct \cdot A$$

$$C^+ = D_C = (Ld' \cdot C + Ld \cdot D_{Cin}) \oplus Ld' \cdot Ct \cdot B \cdot A$$



Up down Counter



U = 1, D = 0 Up Counter

U = 0, D = 1 Down Counter

CBA	C+B+A+	
	U	D
000	001	111
001	010	000
010	011	001
011	100	010
100	101	011
101	110	100
110	111	101
111	000	110

Up down Counter

- ❖ The up-down can be implemented using D flip-flops and gates, as shown in Figure 12-18. The corresponding logic equations are

$$D_A = A^+ = A \oplus (U + D)$$

$$D_B = B^+ = B \oplus (UA + DA)$$

$$D_C = C^+ = C \oplus (UBA + DB' A')$$

- ❖ When **U=1** and **D=0**, these equations reduce to equations for a binary up counter (Equations(12-2)).
- ❖ When **U=0** and **D=1**, these equations reduce to


$$D_A = A^+ = A \oplus 1 = A' \quad (\text{A changes state every clock cycle})$$

$$D_B = B^+ = B \oplus A' \quad (\text{B changes state when A = 0})$$

$$D_C = C^+ = C \oplus B' A' \quad (\text{C changes state when B = A = 0})$$

Up-down Counter

- ❖ $D_A = A^+ = A \oplus (U + D)$
- ❖ $D_B = B^+ = B \oplus (UA + DA')$
- ❖ $D_C = C^+ = C \oplus (UBA + DB'A')$



Summary

- ❖ For a counter of N states, we need $\text{Log}_2(N)$ flip-flops (F/F) to record the state.
- ❖ Watch for Excitation equations for T F/F, SR F/F, and JK F/F in your derivation. Usually, JF F/F leads to low-cost implementations (but with more efforts).
- ❖ Watch for unknown states in the operations of the counter. Usually, we need to preset/reset the states for normal operations.