

**Ho Chi Minh City National University**  
**University of Information Technology**  
**Computer Engineering**



**REPORT**

**DIGITAL LOGIC DESIGN**

**LogicCore-9: A Verilog-Based Finite State Machine for Sequential Arithmetic and Bitwise Operations on Signed Operands**

**Class: CE118.N22.MTCL-EN**

Lecturers:

Hồ Ngọc Diễm

Student:


Trương Thiên Quý - 23521321

Ho Chi Minh City, 05/2024


# Content

<b>Version 1 (Register sharing)</b> .....	<b>3 - 8</b>
Datapath .....	4,5,6
Controller .....	6,7
Waveform .....	7,8
<b>Version 2 (Register sharing)</b> .....	<b>8 - 13</b>
Datapath .....	9, 10,11
Controller .....	11,12
Waveform .....	12,13
<b>Version 3 (Functional unit sharing+ REG sharing)</b> .....	<b>14 - 19</b>
Datapath .....	15,16,17
Controller .....	17,18
Waveform .....	18,19
<b>Version 4 (Functional unit sharing + Bus sharing + REG sharing)</b> .....	<b>19-24</b>
Datapath .....	20,21,22
Controller .....	22,23
Waveform .....	23,24
<b>Version 5 (Datapath pipeline)</b> .....	<b>24-39</b>
Datapath .....	25-30
Controller .....	30-38
Waveform .....	38-39
<b>Version 6 (Functional unit pipeline)</b> .....	<b>39-57</b>
Datapath .....	40-46
Controller .....	46-55
Waveform .....	55-57
<b>Version 7(Datapath pipeline + Functional unit pipeline)</b> .....	<b>58-76</b>
Datapath .....	59-65
Controller .....	65-74
Waveform .....	75,76


I. Version 1:



**Circuit (includes controller and datapath):**



## 1. Datapath:




- Variable groups:
  - R1 = {In1, T1, X}
  - R2 = {In2, T2, Y, T4, T6}
  - R3 = {T3, T5}

Each group connect with 1 register

- **Absolute block (ABS): Use 1 Abs/Sub block and 1 Mux 2-1**


- Calculate 0 – number.
- If sign bit of result = 0, Output = this result.
- If sign bit of result = 1, Output = this number




- **Min/Max Block: Use 1 Sub block and 1 Mux 2-1**

If Control = 0 output = min(A,B)


If Control =1, output = max(A,B)



- **Add/sub: If select = 0 : Calculate A+B ; Else Calculate A-B**



## 2. Controller:



Controller Block

- CR[5..4]: Control input of R1
- CR[3..1]: Control input of R2
- CR[0]: Control input of R3
- Done: Output in last state

### ● Identify Next state:

Q			Start	Q+		
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	0
0	1	0	X	0	1	1
0	1	1	X	1	0	0
1	0	0	X	1	0	1
1	0	1	X	1	1	0
1	1	0	X	1	1	1
1	1	1	X	0	0	0

Bảng xác định tín hiệu next state

- When start equal 1 ,jump to program.
- In state 7, get output.

Use K-Map:

Q0+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	1	0	0
	0 1	1	1	0	0
	1 1	1	1	0	0
	1 0	1	1	0	0

$$Q_0^+ = \overline{Q_0}S + Q_1\overline{Q_0} + Q_2\overline{Q_0}$$

Q1+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	0	1	1
	0 1	1	1	0	0
	1 1	1	1	0	0
	1 0	0	0	1	1

$$Q_1^+ = \overline{Q_1}Q_0 + Q_1\overline{Q_0}$$

Q2+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	0	0	0
	0 1	0	0	1	1
	1 1	1	1	0	0
	1 0	1	1	1	1

$$Q_2^+ = \overline{Q_2}Q_1Q_0 + Q_2\overline{Q_0} + Q_2\overline{Q_1}$$

- Table of identify controll in each state:

State	CR[5..4] (R1)		CR[3..1] (R2)			CR[0] (R3)	Done
S0	0	0	0	0	0	x	0
S1	0	1	0	0	1	x	0
S2	1	0	0	1	0	x	0
S3	1	0	0	1	0	0	0
S4	1	0	0	1	1	1	0
S5	1	0	1	0	0	x	0
S6	1	0	x	x	x	x	0
S7	x	x	x	x	x	x	1

CR[0]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	0	0
	1	1	0	0	0

$$CR[0] = Q_2\overline{Q_1}\overline{Q_0}$$

CR[1]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	1	0	0
	1	1	0	0	0

$$CR[1] = Q_2\overline{Q_1}\overline{Q_0} + Q_2\overline{Q_1}Q_0$$

CR[2]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	1	1
	1	1	0	1	1

$$CR[2] = Q_1 + \overline{Q_0}Q_2$$

CR[3]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	0	0
	1	0	1	1	0

$$CR[3] = Q_2Q_0$$

CR[4]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	1	0	0
	1	0	0	0	0


$$CR[4] = \overline{Q_2}\overline{Q_1}Q_0$$

CR[5]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	1	1
	1	1	1	1	x

$$CR[5] = Q_2 + Q_1$$

Done = Q2 Q1 Q0

3. Waveform:




Every 7 cycles after the start signal turns on, output the result (S7), and after S7 reset back to S0.

Test:


Input1 = -3 and Input2 = -4	Input1 = 12 and Input2 = -16
S0: $a = -3$ , $b = -4$	S0: $a = 12$ , $b = -16$
S1: $t1 =  a  = 3$ , $t2 =  b  = 4$	S1: $t1 =  a  = 12$ , $t2 =  b  = 16$
S2: $x = \max(t1, t2) = 4$ , $y = \min(t1, t2) = 3$	S2: $x = \max(t1, t2) = 16$ , $y = \min(t1, t2) = 12$
S3: $t3 = x \gg 3 = 0$ , $t4 = y \gg 1 = 1$	S3: $t3 = x \gg 3 = 2$ , $t4 = y \gg 1 = 6$
S4: $t5 = x - t3 = 4$	S4: $t5 = x - t3 = 4$
S5: $t6 = t5 + t4 = 5$	S5: $t6 = t5 + t4 = 20$
S6: $t7 = \max(t6, x) = 5$	S6: $t7 = \max(t6, x) = 20$
S7: result = $t7 = 5$	S7: result = $t7 = 20$

## II. Version 2




**Circuit (includes controller and datapath):**





version 2 is almost the same as version 1, but different in the group of variables

## 1. Datapath




- Variable groups:
  - o  $R1 = \{In1, T1, X, T7\}$
  - o  $R2 = \{In2, T2, Y, T3, T5, T6\}$
  - o  $R3 = \{T4\}$

Each group connect with 1 register

- **Absolute block (ABS): Use 1 Abs/Sub block and 1 Mux 2-1**


- Calculate 0 – number.
- If sign bit of result = 0, Output = this result.
- If sign bit of result = 1, Output = this number




- **Min/Max Block: Use 1 Sub block and 1 Mux 2-1**

If Control = 0 output = min(A,B)


If Control =1, output = max(A,B)



- Add/sub: If select = 0 : Calculate A+B ; Else Calculate A-B



## 2. Controller



Controller Block

Controller of version2 differs from version1 in datapath block control signal

- CR[5]: Write Enable of R3
- CR[4..3]: Control input of R1
- CR[2..0]: Control input of R2
- Done: Output in last state

- **Identify Next state:**

Q			Start	Q+		
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	0
0	1	0	X	0	1	1
0	1	1	X	1	0	0
1	0	0	X	1	0	1
1	0	1	X	1	1	0
1	1	0	X	1	1	1
1	1	1	X	0	0	0

Bảng xác định tín hiệu next state

- When start equal 1 ,jump to program.
- In state 7, get output.

Use K-Map:

Q0+		Q0 Start			
		00	01	11	10
Q2 Q1	00	0	1	0	0
	01	1	1	0	0
	11	1	1	0	0
	10	1	1	0	0

$$Q_0^+ = \overline{Q_0}S + Q_1\overline{Q_0} + Q_2\overline{Q_0}$$

Q1+		Q0 Start			
		00	01	11	10
Q2 Q1	00	0	0	1	1
	01	1	1	0	0
	11	1	1	0	0
	10	0	0	1	1

$$Q_1^+ = \overline{Q_1}Q_0 + Q_1\overline{Q_0}$$

Q2+		Q0 Start			
		00	01	11	10
Q2 Q1	00	0	0	0	0
	01	0	0	1	1
	11	1	1	0	0
	10	1	1	1	1

$$Q_2^+ = \overline{Q_2}Q_1Q_0 + Q_2\overline{Q_0} + Q_2\overline{Q_1}$$

- Table of identify controll in each state:

State	CR[4..3] (R1)		CR[2..0] (R2)			CR[5] (R3)	Done
S0	0	0	0	0	0	0	0
S1	0	1	0	0	1	0	0
S2	1	0	0	1	0	0	0
S3	1	0	0	1	1	0	0
S4	1	0	1	0	0	1	0
S5	1	0	1	0	1	0	0
S6	1	0	x	x	x	0	0
S7	x	x	x	x	x	0	1

CR[0]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	1	1	0
	1	0	1	x	x
CR[0] = $Q_0$					

CR[1]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	1	1
	1	0	0	x	x
CR[1] = $Q_1$					

CR[2]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	1	1
	1	0	0	x	x
CR[2] = $Q_2$					


CR[3]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	1	0	0
	1	0	0	x	x
CR[3] = $Q_2 Q_0 \overline{Q_1}$					

CR[4]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	1	1
	1	1	1	x	x
CR[4] = $Q_2 + Q_1$					

CR[5]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	0	0
	1	1	1	0	x
CR[5] = $\overline{Q_0} Q_2 Q_1$					

Done = Q2 Q1 Q0

### 3. Waveform




Every 7 cycles after the start signal turns on, output the result (S7), and after S7 reset back to S0.


Test:

Input1 = 6 and Input2 = -8	Input1 = 20 and Input2 = -15
S0: a = 6, b = -8	S0: a = 20, b = -15
S1: t1 =  a  = 6, t2 =  b  = 8	S1: t1 =  a  = 20 (10100), t2 =  b  = 15 (1111)
S2: x = max(t1, t2) = 8, y = min(t1, t2) = 6	S2: x = max(t1, t2) = 20, y = min(t1, t2) = 15
S3: t3 = x >> 3 = 1, t4 = y >> 1 = 3	S3: t3 = x >> 3 = 2, t4 = y >> 1 = 7
S4: t5 = x - t3 = 7	S4: t5 = x - t3 = 18
S5: t6 = t5 + t4 = 10	S5: t6 = t5 + t4 = 25
S6: t7 = max(t6, x) = 10	S6: t7 = max(t6, x) = 25
S7: result = t7 = 10	S7: result = t7 = 25

### III. Version 3:




### Circuit (includes controller and datapath):



In version 3, We use “Functional logic sharing”, to reduce and reuse Functional logic.


## 1. Datapath




- Functional logic sharing:
  - o ABS/Max
  - o ABS/Min/+/-
  - o Shift 3
  - o Shift 1
- Groups:
  - o R1: Input1, result of ABS/Max
  - o R2: Input2, result of ABS/min/+/-, Shift 3
  - o R3: Shift 1
- Use 1 mux 2-1 to select input for Block ABS/Min/+/-

- **ABS/max :**

- Use 1 Full adder/subtract, 2 Mux 2-1
- If Control = 0, Calculate ABS
  - If sign bit of result = 0, result = this Result
  - Else result = this number
- If Control = 1, Calculate Max
  - If sign bit of result = 0, result = A
  - Else result = B



- **ABS/Min/+/-:**




- Use 1 Full adder/subtract, 2 Mux 2-1
- If Control = 00, Calculate ABS
  - If sign bit of result = 0, result = this Result



- Else result = this number
- If Control = 01, Calculate Max
  - If sign bit of result = 0, result = A
  - Else result = B
- If Control = 10, Calculate A+B
- If Control = 11, Calculate A-B

## 2. Controller



Controller Block

Controller of version2 differs from version1, version 2 in datapath block control signal

- Select[2]: Control input of R1
- Select[1..0]: Control input of R2
- Load: Write Enable of R1
- S: Select Input for Block ABS/Min/+/-
- Control[2]: Select function of ABS/Max
- Control[1..0] Select function of ABS/Min/+/-
- R: Write Enable of R3
- Done: Output in last state

- **Identify Next state:**

Q			Start	Q+		
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	0
0	1	0	X	0	1	1
0	1	1	X	1	0	0
1	0	0	X	1	0	1
1	0	1	X	1	1	0
1	1	0	X	1	1	1
1	1	1	X	0	0	0

Bảng xác định tín hiệu next state

- When start equal 1 ,jump to program.
- In state 7, get output.

Use K-Map:

Q0+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	1	0	0
	0 1	1	1	0	0
	1 1	1	1	0	0
	1 0	1	1	0	0

$$Q_0^+ = \overline{Q_0}S + Q_1\overline{Q_0} + Q_2\overline{Q_0}$$

Q1+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	0	1	1
	0 1	1	1	0	0
	1 1	1	1	0	0
	1 0	0	0	1	1

$$Q_1^+ = \overline{Q_1}Q_0 + Q_1\overline{Q_0}$$

Q2+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	0	0	0
	0 1	0	0	1	1
	1 1	1	1	0	0
	1 0	1	1	1	1

$$Q_2^+ = \overline{Q_2}Q_1Q_0 + Q_2\overline{Q_0} + Q_2\overline{Q_1}$$

- Table of identify controll in each state:

State	Select[2..0]			S	Control[2..0]			Load	R	Done
	R1	R2			ABS/Max	ABS/Min/+/-				
S0	0	0	0	0	x	x	x	1	0	0
S1	1	0	1	0	0	0	0	1	0	0
S2	1	0	1	0	1	0	1	0	0	0
S3	1	1	0	0	x	x	x	0	0	0
S4	1	0	1	0	0	1	1	0	1	0
S5	1	0	1	1	0	1	0	1	0	0
S6	x	x	x	1	0	0	0	0	0	0
S7	x	x	x	1	x	x	x	x	0	1

Select[2]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	1	1	1
	1	1	1	1	1

$$\text{Select [2]} = Q_2\overline{Q_1}\overline{Q_0}$$

Select[1]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	1	0
	1	0	0	x	x

$$\text{Select [1]} = Q_1Q_0$$

Select[0]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	1	0	1
	1	1	1	x	x

$$\text{Select [0]} = (Q_2 + Q_1 + Q_0)(Q_2 + \overline{Q_1} + \overline{Q_0})$$

S		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	0	0	0	0
	1	0	1	1	1

$$S = Q_2(Q_1 + Q_0)$$

Control[2]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	x	0	x	1
	1	0	0	x	0

$$\text{Control [2]} = Q_1\overline{Q_0}$$

Control[1]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	x	0	x	0
	1	1	1	x	x

$$\text{Control [1]} = Q_2$$

Control[0]		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	x	0	0	1
	1	1	0	x	x

$$\text{Control [0]} = Q_2\overline{Q_0} + Q_1\overline{Q_0}$$


Load		Q1 Q0			
		0 0	0 1	1 1	1 0
Q2	0	1	1	0	0
	1	0	1	x	0

$$\text{Load} = Q_2\overline{Q_1} + Q_1Q_0$$

$$R = Q_2\overline{Q_1}\overline{Q_0}$$

$$\text{Done} = Q_2 Q_1 Q_0$$

### 3. Waveform




Every 7 cycles after the start signal turns on, output the result (S7), and after S7 reset back to S0 – same as Version1 and Version 2.

Test:

<p>Input1 = 10 and Input2 = -6</p> <p>S0: a = 10 , b = -6</p> <p>S1: t1 =  a  = 10(1010), t2 =  b  = 6(110)</p> <p>S2: x = max(t1, t2)= 10, y = min(t1, t2)= 6</p> <p>S3: t3 = x &gt;&gt;3 = 1, t4 = y &gt;&gt;1 = 3</p> <p>S4: t5 = x - t3 = 9</p> <p>S5: t6 = t5+ t4 = 12</p> <p>S6: t7= max(t6, x) = 12</p> <p>S7: result = t7 = 12</p>	<p>Input1= 9 and Input2 = -12</p> <p>S0: a = 9 , b = 12</p> <p>S1: t1 =  a  = 9 (1001), t2 =  b  = 12 (1100)</p> <p>S2: x = max(t1, t2)= 12, y = min(t1, t2)= 9</p> <p>S3: t3 = x &gt;&gt;3 = 1, t4 = y &gt;&gt;1 = 4</p> <p>S4: t5 = x - t3 = 11</p> <p>S5: t6 = t5+ t4 = 15</p> <p>S6: t7= max(t6, x) = 15</p> <p>S7: result = t7 = 15</p>
--	--


### IV. Version 4:

**Circuit (includes controller and datapath):**



Version combine from Functional logic sharing and bus sharing.


## 1. Datapath




- Functional logic sharing:
  - o ABS/Max
  - o ABS/Min/+/-
  - o Shift 3
  - o Shift 1
- Bus Sharing:
  - o Bus 1: R1, R3
  - o Bus 2: R2
  - o Bus 3 : ABS/Max, Input1, Shift 1
  - o Bus 4: ABS/Min/+/-, Input2, Shift 3

- **ABS/max :**

- Use 1 Full adder/subtract, 2 Mux 2-1
- If Control = 0, Calculate ABS
  - o If sign bit of result = 0, result = this Result
  - o Else result = this number
- If Control = 1, Calculate Max
  - o If sign bit of result = 0, result = A
  - o Else result = B




- **ABS/Min/+/-:**



- Use 1 Full adder/subtract, 2 Mux 2-1
- If Control = 00, Calculate ABS
  - o If sign bit of result = 0, result = this Result
  - o Else result = this number
- If Control = 01, Calculate Max
  - o If sign bit of result = 0, result = A
  - o Else result = B
- If Control = 10, Calculate A+B
- If Control = 11, Calculate A-B

## 2. Controller



Controller Block

Controller of version2 differs from version1, version 2 in datapath block control signal

- B1[1..0]: Control Bus1
- B3[2..0]: Control Bus3
- B4[2..0]: Control Bus4
- Op[2..0]: Select Function for Block ABS/Min/+/- and ABS/Max
- RL[2..0]: Write Enable for 3 Register
- Done: Output in last state

- **Identify Next state:**

Q			Start	Q+		
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	0
0	1	0	X	0	1	1
0	1	1	X	1	0	0
1	0	0	X	1	0	1
1	0	1	X	1	1	0
1	1	0	X	1	1	1
1	1	1	X	0	0	0

Bảng xác định tín hiệu next state

- When start equal 1 ,jump to program.
- In state 7, get output.

Use K-Map:

Q0+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	1	0	0
	0 1	1	1	0	0
	1 1	1	1	0	0
	1 0	1	1	0	0

$$Q_0^+ = \overline{Q_0}S + Q_1\overline{Q_0} + Q_2\overline{Q_0}$$

Q1+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	0	1	1
	0 1	1	1	0	0
	1 1	1	1	0	0
	1 0	0	0	1	1

$$Q_1^+ = \overline{Q_1}Q_0 + Q_1\overline{Q_0}$$

Q2+		Q0 Start			
		0 0	0 1	1 1	1 0
Q2 Q1	0 0	0	0	0	0
	0 1	0	0	1	1
	1 1	1	1	0	0
	1 0	1	1	1	1

$$Q_2^+ = \overline{Q_2}Q_1Q_0 + Q_2\overline{Q_0} + Q_2\overline{Q_1}$$


- Table of identify controll in each state:

State	Bus1		Bus3			Bus4			Opcode			RL		
	R1	R3	AU1	In1	SHIFT 1	AU2	In2	SHIFT 3	ABS/max	ABS/min/+/-		R1	R2	R3
S0	0	0	0	1	0	0	1	0	0	0	0	1	1	0
S1	1	0	1	0	0	1	0	0	0	0	0	1	1	0
S2	1	0	1	0	0	1	0	0	1	0	1	1	1	0
S3	1	0	0	0	1	0	0	1	0	0	0	0	1	1
S4	1	0	0	0	0	1	0	0	0	1	1	0	1	0
S5	0	1	0	0	0	1	0	0	0	1	0	0	1	0
S6	1	0	1	0	0	0	0	0	1	0	0	1	0	0
S7	1	0	0	0	0	0	0	0	0	0	0	0	0	0

\*Note:

- AU1: ABS/Max; AU2: ABS/Min/+/-
- If Register need to load new value, Write Enable is turn on; Else Write Enable turn off (no change value in Register)

### 3. Waveform




Every 7 cycles after the start signal turns on, output the result (S7), and after S7 reset back to S0 – same as Version 1, Version 2, Version 3.

Test:


Input1 = -3 and Input2 = 1	Input1 = 7 and Input2 = 20
S0: $a = -3$ , $b = 1$	S0: $a = 7$ , $b = 20$
S1: $t_1 =  a  = 3(011)$ , $t_2 =  b  = 1(001)$	S1: $t_1 =  a  = 20(10100)$ , $t_2 =  b  = 7(111)$
S2: $x = \max(t_1, t_2) = 3$ , $y = \min(t_1, t_2) = 1$	S2: $x = \max(t_1, t_2) = 20$ , $y = \min(t_1, t_2) = 7$
S3: $t_3 = x \gg 3 = 0$ , $t_4 = y \gg 1 = 0$	S3: $t_3 = x \gg 3 = 2$ , $t_4 = y \gg 1 = 3$
S4: $t_5 = x - t_3 = 3$	S4: $t_5 = x - t_3 = 18$
S5: $t_6 = t_5 + t_4 = 3$	S5: $t_6 = t_5 + t_4 = 21$
S6: $t_7 = \max(t_6, x) = 3$	S6: $t_7 = \max(t_6, x) = 21$
S7: result = $t_7 = 3$	S7: result = $t_7 = 21$

V. Version 5:






**Circuit (includes controller and datapath):**



Version 5 use method : "Functional unit pipeline". Version 5 is different from the previous 4 versions, the number of states increased by 1.

## 1. Datapath




- The datapath has 20 inputs and 1 output, of which 2 inputs (8 bits) transmit the number to be calculated, the remaining 18 inputs are control signals (opcodes of AU blocks, read/write signals of registers, tries, CLK), the output for the final result.
- The datapath consists of 3 registers and an AU blocks, “Shift3” block and “Shift1” block. AU Block are controlled by 3 bit opcodes, the registers store the following values,

$$\begin{aligned} R1 &= [a, t1, x, t7] \\ R2 &= [b, t2, t3, t5, t6] \\ R3 &= [t4] \end{aligned}$$


(About AU, we divide each calculation into 2 states to reduce the time each state)

- **AU (is used to calculating add/sub/abs/min/max and controlled by Opcode[2..0]):**



- Use 4 D-FF to devide each calculation into 2 states, the first D-FF save Input1, the 2nd D-FF save result of “Add\_sub” Block, the highest bit of it is sign bit, the 3rd save Input2 and the last D-FF save control signal (C[1..0]).
- In A[7..0] of “Add\_sub” Block, we connect with ((C[2] + C[1] + C[0]).In1), so only C[2] = C[1] = C[0] = 0 => A[7..0] = 0. Then result of “Add\_sub” Block is 0-B this state is used to calculating Absolute.
- We use Result[7] as a sign bit to control 2 Mux Block following.

- “Add\_sub” Block:



- “Control” Block:

Select	Function
0	Add
1	Sub

	Sign	IN			OUT			Function	Output of AU
		C[2]	C[1]	C[0]	S1	S0	Select		
A>B	0	0	0	0	0	x	1	abs	B
	0	0	0	1	1	1	1	max	A
	0	0	1	0	0	x	1	min	B
	0	0	1	1	1	0	0	add	Result of Add_sub
	0	1	0	0	1	0	1	sub	
	0	1	0	1	1	0	1		
	0	1	1	0	1	0	1		
	0	1	1	1	1	0	1		
A<B	1	0	0	0	0	x	1	abs	B
	1	0	0	1	0	x	1	max	B
	1	0	1	0	1	1	1	min	A
	1	0	1	1	1	0	0	add	Result of Add_sub
	1	1	0	0	1	0	1	sub	
	1	1	0	1	1	0	1		
	1	1	1	0	1	0	1		
	1	1	1	1	1	0	1		

S1		C[1]_C[0]			
		00	01	11	10
Sign_C[2]	00	0	1	1	0
	01	1	1	1	1
	11	1	1	1	1
	10	0	0	1	1


S0		C[1]_C[0]			
		00	01	11	10
Sign_C[2]	00	x	1		x
	01				
	11				
	10	x	x		1

$$S1 = C[2] + \text{Sign}.C[1] + \text{Sign}'.C[0]$$


$$S0 = C[2]'.C[0]' + C[2]'.C[1]'$$

Select		C[1]_C[0]			
		00	01	11	10
Sign_C[2]	00	1	1	0	1
	01	1	1	1	1
	11	1	1	1	1
	10	1	1	0	1

$$\text{Select} = (C[2]' \times C[1] \times C[0])'$$




- **Register:**




- Register if created by 8 D-FF and “Mux2\_1”.
- The input Select decides that the register loads new value or not. If Select = 0 => no load new value and put previous value (S0) into D-FF so it can store value, otherwise, Select = 1 => load new value (S1).
- In quartus, we can use only 1 DFF to save bus data.

- **Shift 3 (8 bits):**



Connect bits [7..3] of input to bits[4..0] of output, remaining bits of output are GND.


- **Shift 1 (8 bits):**



Connect bits [7..1] of input to bits[6..0] of output, remaining bit of output is GND.

We can change 2 “Not” logic gate by 1 “carry” logic gate

## 2. Controller



**Note (according to datapath):**

- **Bus3:**

- C[6]: control tri allows transferring data from Input1 to Bus\_3.
  - C[8]: control tri allows transferring data from AU to Bus\_3.
  - C[10]: control tri allows transferring data from Shift1 to Bus\_3.
- (in the same time only Input1 or AU or Shift1 load data to Bus 3)*

○ **Bus2:**

- C[2]: control tri allows loading data from Register1 to Bus\_2.
- C[3] control tri allows loading data from Register2 to Bus\_2.  
(in the same time only register1 or register2 load data to Bus\_2)

○ **Bus4:**

- C[5]: control tri allows transferring data from Shift3 to Bus\_4.
- C[7]: control tri allows transferring data from AU to Bus\_4.
- C[9]: control tri allows transferring data from Input2 to Bus\_4.  
(in the same time only Input2 or AU or Shift3 load data to Bus\_4)


○ **Bus1:**

- C[1]: control tri allows transferring data from Register1 to Bus\_1.
- C[4]: control tri allows transferring data from Register3 to Bus\_1.  
(in the same time only Register1 or Register3 load data to Bus\_1)
- C[0]: when state is S12 (after successfully calculated final result we will have the output is result, in other states output is "X")

○ **Write Enable:**

- N[0]: Allows to load data to Register1.
- N[1]: Allows to load data to Register2.
- N[2]: Allows to load data to Register3.
- Opcode[2..0]: control AU.

- **Next state:**



Temporarily removed Start to easy to draw K\_map, after that we or(+)  $Q_{0+}$  with Start.S<sub>0</sub>, because Start = 1 only in case that input(Q<sub>3</sub>\_Q<sub>2</sub>\_Q<sub>1</sub>\_Q<sub>0</sub>) = 0000 and output(Q<sub>3</sub>+\_Q<sub>2</sub>+\_Q<sub>1</sub>+\_Q<sub>0</sub>+) = 0001:

STATE	IN					OUT			
	Start	Q3	Q2	Q1	Q0	Q3	Q2	Q1	Q0
S0	0	0	0	0	0	0	0	0	0
S0	1	0	0	0	0	0	0	0	1
S1	X	0	0	0	1	0	0	1	0
S2	X	0	0	1	0	0	0	1	1
S3	X	0	0	1	1	0	1	0	0
S4	X	0	1	0	0	0	1	0	1
S5	X	0	1	0	1	0	1	1	0
S6	X	0	1	1	0	0	1	1	1
S7	X	0	1	1	1	1	0	0	0
S8	X	1	0	0	0	1	0	0	1
S9	X	1	0	0	1	1	0	1	0
S10	X	1	0	1	0	1	0	1	1
S11	X	1	0	1	1	1	1	0	0
S12	X	1	1	0	0	0	0	0	0
S13	X	1	1	0	1	X	X	X	X
S14	X	1	1	1	0	X	X	X	X
S15	X	1	1	1	1	X	X	X	X

Q3+		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01			1	
	11		X	X	X
	10	1	1	1	1

Q2+		Q1_Q0			
		00	01	11	10
Q3_Q2	00			1	
	01	1	1		1
	11		X	X	X
	10			1	

$$Q_{2+} = Q_3' \cdot Q_2 \cdot Q_1' + Q_2' \cdot Q_1 \cdot Q_0 + Q_2 \cdot Q_1 \cdot Q_0'$$

$$Q_{3+} = Q_3 \cdot Q_2' + Q_2 \cdot Q_1 \cdot Q_0$$

Q1+		Q1_Q0			
		00	01	11	10
Q3_Q2	00		1		1
	01		1		1
	11		X	X	X
	10		1		1

$$Q_{1+} = Q_1 \oplus Q_0$$

$$Q_{0+} = Q_1 \cdot Q_0 + Q_3 \cdot Q_2' \cdot Q_0' + Q_3' \cdot Q_2 \cdot Q_0' + \text{Start} \cdot Q_3' \cdot Q_2' \cdot Q_1' \cdot Q_0'$$

Q0+		Q1_Q0			
		00	01	11	10
Q3_Q2	00				1
	01	1			1
	11		X	X	X
	10	1			1





- Decoder from state to controll:

STATE	IN				OUT																
	Q3	Q2	Q1	Q0	I1B3	I2B4	R1B1	R3B1	R1B2	R2B2	S3B4	S1B3	AU1B3	AU1B4	LR1	LR2	LR3	OP[2]	OP[1]	OP[0]	DONE
S0	0	0	0	0	1	1									1	1					
S1	0	0	0	0	1				1									0	0	0	
S2	0	0	1	0						1			1		1			0	0	0	
S3	0	0	1	1										1		1					
S4	0	1	0	0			1			1								0	0	1	
S5	0	1	0	1			1		1	1				1	1	1		0	1	0	
S6	0	1	1	0			1			1		1	1				1	1	X	X	
S7	0	1	1	1									1			1					
S8	1	0	0	0				1		1								0	1	1	
S9	1	0	0	1												1					
S10	1	0	1	0			1			1				1		1		0	0	1	
S11	1	0	1	1									1		1						
S12	1	1	0	0			1														1
S13	1	1	0	1		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
S14	1	1	1	0		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
S15	1	1	1	1		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

I1B3		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			
	01				
	11		X	X	X
	10				

$$I1B3 = Q_3' \cdot Q_2' \cdot Q_1' \cdot Q_0'$$

I2B4		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			
	01				
	11		X	X	X
	10				

$$I2B4 = Q_3' \cdot Q_2' \cdot Q_1' \cdot Q_0'$$

R1B1		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	X	X	X
	01	1	1	X	1
	11	1	X	X	X
	10	0	X	X	1

$$R1B1 = Q_2 + Q_1$$

R3B1		Q1_Q0			
		00	01	11	10
Q3_Q2	00	0	0	0	0
	01	0	0	0	0
	11	0	0	0	0
	10	1	0	0	0

$$R3B1 = Q_3 \cdot Q_2' \cdot Q_1' \cdot Q_0'$$

R1B2		Q1_Q0			
		00	01	11	10
Q3_Q2	00	0	1	0	0
	01	0	0	0	0
	11	0	0	0	0
	10	0	0	0	0

$$R1B2 = Q_3' \cdot Q_2' \cdot Q_1' \cdot Q_0$$

R2B2		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	0	X	1
	01	1	1	X	1
	11	X	X	X	X
	10	1	X	X	1

$$R2B2 = Q_3 + Q_2 + Q_1$$

S3B4		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01		1		
	11				
	10				

$$\mathbf{S3B4} = Q_3'.Q_2.Q_1'.Q_0$$

S1B3		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				1
	11				
	10				

$$\mathbf{S1B3} = Q_3'.Q_2.Q_1.Q_0'$$

LR1		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			1
	01		1		
	11		X	X	X
	10			1	

$$\mathbf{LR1} = Q_3'.Q_2'.Q_0' + Q_2.Q_1'.Q_0 + Q_3.Q_1.Q_0$$

LR2		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1		1	
	01		1	1	
	11		X	X	X
	10		1		

$$\mathbf{LR2} = Q_3'.Q_2'.Q_1'.Q_0' + Q_2.Q_0 + Q_3.Q_1'.Q_0 + Q_3'.Q_1.Q_0$$

LR3		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				1
	11		X	X	X
	10				

$$\mathbf{LR3} = Q_2.Q_1.Q_0'$$

OP[1]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	0	X	0
	01	0	1	X	X
	11	X	X	X	X
	10	1	X	X	0

$$\mathbf{OP[1]} = Q_2.Q_0 + Q_3.Q_1'$$

AUB4		Q1_Q0			
		00	01	11	10
Q3_Q2	00	0	X	1	X
	01	X	0	X	X
	11	X	X	X	X
	10	X	1	X	X

$$\mathbf{AUB4} = Q_3 + Q_1$$

AUB3		Q1_Q0			
		00	01	11	10
Q3_Q2	00	0	X	X	1
	01	X	1	1	0
	11	X	X	X	X
	10	X	X	1	X

$$\mathbf{AUB3} = Q_3'.Q_2'.Q_1 + Q_0$$

OP[2]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	0	X	0
	01	0	0	X	1
	11	X	X	X	X
	10	0	X	X	0


$$\mathbf{OP[3]} = Q_2.Q_1$$


OP[1]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	0	X	0
	01	1	0	X	X
	11	X	X	X	X
	10	1	X	X	1


$$\mathbf{OP[0]} = Q_3 + Q_1'.Q_0'$$

OP[1]		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				
	11	1	X	X	X
	10				


DONE = Q<sub>3</sub>.Q<sub>2</sub>







### 3. Waveform





Input1 = -3 and Input2 = 4	Input1= 6 and Input2 = -8
S0: a = 3 , b = -4	S0: a = 6 , b = -8
S1: t1 =  a  = 3(011),	S1: t1 =  a  = 6 (110),
S2: t2 =  b  = 1(100)	S2:t2 =  b  = 8 (1000)
S3: x = max(t1, t2)= 4, t3 = x>>3 =0	S3: x = max(t1, t2)= 8, t3 = x>>3 =1
S4: t4 = min(t1, t2)>>1= 1	S4: t4 = min(t1,t2)>>1 = 3
S5: t5 = x – t3 = 4	S4: t5 = x – t3 = 7
S6: t6 = t5+ t4 = 5	S5: t6 = t5+ t4 = 10
S7: t7= max(t6, x) = 5	S6: t7= max(t6, x) = 10
S8: result = t7 = 5	S7: result = t7 = 10


## VI. Version 6:

Version 5 is update of version4 , and it use datapath pipeline.

## Circuit (includes controller and datapath):



## 1. Datapath



- The datapath has 19 inputs and 1 output, of which 2 inputs (8 bits) transmit the number to be calculated, the remaining 17 inputs are control signals




(opcodes of AU blocks, read/write signals of registers, tries), the output for the final result.

- The datapath consists of 7 registers and 2 AU blocks, “Shift3” block and “Shift1” block. “AU1” and “AU2” are controlled by 4 bit opcodes (Opcode[3..2] control AU2, Opcode[1..0] control AU1), the registers store the following values, “AU1” and “AU2” perform the following funtions:

$R1 = [a, t1]$                        $R3 = [t3, t5, t6, t7]$   
 $R2 = [b, t2]$                        $R4 = [x]$   
 $AU1 = [abs/min/max]$             $R5 = [t4]$   
 $AU2 = [+/-/max]$


- **AU1 (is used to calculating abs/min/max and controlled by Opcode[1..0]):**




AU1	
Opcode	Function
00	min
01	max
10	abs
11	abs

- Opcode[1] connects to "Mux2\_1" block to choose result of “Abs” block or “Min\_max” block, Opcode[0] connects to "Min\_max" block to control *min* or *max* calculation.
- If Opcode[1] = 1 then “AU1” performs *absolute* calculation, otherwise Opcode[1] = 0, “AU1” will choose the result calculated in the "Min\_max" block.
- The "Min\_max" block is controlled by Opcode[0], if Opcode[0] = 0 calculates *min*, Opcode[0] = 1 calculates *max*.

## - Min\_Max:



## Add\_sub:



Select	Function
0	Add
1	Sub

Connect vcc to Select of “Add\_sub” block to calculate A-B. Then take the sign bit against the controller signal to decide whether to choose A or B to match the signal. In “Mux21” connect A to S1, B to S0:


Mux	
Select	Result
0	S0
1	S1

	Result[7]	Control		Select	Function
S1>=S0	0	0		0	min
	0	1		1	max
S1<S0	1	0		1	min
	1	1		0	max

$$\text{Select} = \text{Control} \text{ XOR } \text{Result}[7]$$

- $A \geq B \Rightarrow A - B \geq 0 \Rightarrow \text{Result}[7] = 0$ 
  - $\text{Control} = 0 \Rightarrow \text{Select} = \text{Control} \text{ XOR } \text{Result}[7]$   
 $= 0 \text{ XOR } 0 = 0 \Rightarrow \text{Select S0 (B) (min)}$
  - $\text{Control} = 1 \Rightarrow \text{Select} = \text{Control} \text{ XOR } \text{Result}[7]$   
 $= 0 \text{ XOR } 1 = 1 \Rightarrow \text{Select S1 (A) (max)}$
- $A < B \Rightarrow A - B < 0 \Rightarrow \text{Result}[7] = 1$ 
  - $\text{Control} = 0 \Rightarrow \text{Select} = \text{Control} \text{ XOR } \text{Result}[7]$   
 $= 0 \text{ XOR } 1 = 1 \Rightarrow \text{Select S1 (A) (min)}$
  - $\text{Control} = 1 \Rightarrow \text{Select} = \text{Control} \text{ XOR } \text{Result}[7]$   
 $= 1 \text{ XOR } 1 = 0 \Rightarrow \text{Select S0 (B) (max)}$


- Abs:



Connect vcc to Select and GND to A[7..0] of “Add\_sub” block to calculate 0-B .

- If  $B < 0$  then  $0 - B > 0$ , so  $\text{Result}[7]=0 \Rightarrow \text{Select} = \text{Result}[7]' = 1 \Rightarrow \text{Output} = S1 = 0 - B = -B$ .
- If  $B > 0$  then  $0 - B < 0$ , so  $\text{Result}[7]=1 \Rightarrow \text{Select} = \text{Result}[7]' = 0 \Rightarrow \text{Output} = S0 = B$ .

## • AU2:




AU2	
Opcode	Funtion
00	+
01	-
10	max
11	max

- Opcode[1] connects to "Mux2\_1" block to choose result of “Add\_sub” block or “Min\_max” block.
- If  $\text{Opcode}[1] = 1$  then “AU2” will choose the result calculated in the "Min\_max" block, otherwise  $\text{Opcode}[1] = 0$ , “AU2” will choose the result calculated in the "Add\_sub" block.
- Connect GND to always calculate *max* and the "Add\_sub" block is controlled by Opcode[0], if  $\text{Opcode}[0] = 0$  calculates *addition*,  $\text{Opcode}[0] = 1$  calculates *subtraction*.


( “Add\_sub” block and “Min\_max” block are explained in “AU1”)

- **Register:**




- Register is created by 8 D-FF and “Mux2\_1”.
- The input Select decides that the register loads new value or not. If Select = 0 => no load new value and put previous value (S0) into D-FF so it can store value, otherwise, Select = 1 => load new value (S1).

- **Shift 3 (8 bits):**




Connect bits [7..3] of input to bits[4..0] of output, remaining bits of output are GND.

- **Shift 1 (8 bits):**




Connect bits [7..1] of input to bits[6..0] of output, remaining bit of output is GND.

## 2. Controller:



Controller includes “Next\_state” block, Register always load new value and a block to decode from state into control signal to control datapath.

- **Next state:**



	IN					OUT				
	Start	Q3	Q2	Q1	Q0	Q3+	Q2+	Q1+	Q0+	
S0	0	0	0	0	0	0	0	0	0	S0
S0	1	0	0	0	0	0	0	0	1	S1
S1	X	0	0	0	1	0	0	1	0	S2
S2	X	0	0	1	0	0	0	1	1	S3
S3	X	0	0	1	1	0	1	0	0	S4
S4	X	0	1	0	0	0	1	0	1	S5
S5	X	0	1	0	1	0	1	1	0	S6
S6	X	0	1	1	0	0	1	1	1	S7
S7	X	0	1	1	1	1	0	0	0	S8
S8	X	1	0	0	0	1	0	0	1	S9
S9	X	1	0	0	1	0	1	0	1	S5
S10	X	1	0	1	0	X	X	X	X	
S11	X	1	0	1	1	X	X	X	X	
S12	X	1	1	0	0	X	X	X	X	
S13	X	1	1	0	1	X	X	X	X	
S14	X	1	1	1	0	X	X	X	X	
S15	X	1	1	1	1	X	X	X	X	

Temporarily removed Start to easy to draw K\_map, after that we or(+)  $Q_{0+}$  with  $Start.S_0$ , because  $Start = 1$  only in case that  $input(Q3\_Q2\_Q1\_Q0) = 0000$  and  $output(Q3+_Q2+_Q1+_Q0+) = 0001$ :

Q3+		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01			1	
	11				
	10	1			

$$Q_{3+} = Q_3'.Q_2.Q_1.Q_0 + Q_3.Q_2'.Q_1'.Q_0'$$

Q2+		Q1_Q0			
		00	01	11	10
Q3_Q2	00			1	
	01	1	1		1
	11				
	10		1		

$$Q_{2+} = Q_3.Q_2.Q_1' + Q_3'.Q_2'.Q_1.Q_0 + Q_3'.Q_2.Q_1.Q_0' + Q_3.Q_2'.Q_1'.Q_0$$


Q0+		Q1_Q0			
		00	01	11	10
Q3_Q2	00				1
	01	1			1
	11				
	10	1	1		

$$Q_{1+} = Q_3.Q_1'.Q_0 + Q_3'.Q_1.Q_0'$$


Q1+		Q1_Q0			
		00	01	11	10
Q3_Q2	00		1		1
	01		1		1
	11				
	10				

$$Q_{0+} = Q_3'.Q_1.Q_0 + Q_3.Q_2'.Q_1' + Q_3'.Q_2.Q_0' + Start.Q_3'.Q_2'.Q_1'.Q_0'$$





- Register always load:



Using this register to sync with CLK.

- Decoder from state to control:



STATE	IN				OUT																			
	Q3	Q2	Q1	Q0	I1B3	I2B4	R1B2	R2B2	AU1B3	AU1B4	S3B7	R4B5	R5B5	AU2B7	LR1	LR2	LR4	LR5	OP[3]	OP[2]	OP[1]	OP[0]		DONE
S0	0	0	0	0	0	1									1	1			X	X	X	X		nth pair
S1	0	0	0	0	1		1		1						1				X	X	1	X		
S2	0	0	1	0				1		1						1			X	X	1	X		
S3	0	0	1	1				1										1	X	X	0	1		
S4	0	1	0	0				1			1						1		X	X	0	0		
S5	0	1	0	1		1	1					1		1	1	1			0	1	X	X		(n+1)th pair
S6	0	1	1	0			1		1				1	1	1				0	0	1	X		
S7	0	1	1	1				1		1		1				1			1	X	1	X		
S8	1	0	0	0				1										1	X	X	0	1	1	
S9	1	0	0	1				1			1						1		X	X	0	0		
S10	1	0	1	0		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
S11	1	0	1	1		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
S12	1	1	0	0		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
S13	1	1	0	1		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
S14	1	1	1	0		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
S15	1	1	1	1		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

nth pair  
(n+1)th pair

I1B3		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			
	01		1		
	11	X	X	X	X
	10			X	X

$$I1B3 = Q_3'.Q_2'.Q_1'.Q_0' + Q_2.Q_1'.Q_0$$

I2B4		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			
	01		1		
	11	X	X	X	X
	10			X	X

$$I2B4 = Q_3'.Q_2'.Q_1'.Q_0' + Q_2.Q_1'.Q_0$$

R1B2		Q1_Q0			
		00	01	11	10
Q3_Q2	00		1		
	01				1
	11	X	X	X	X
	10			X	X

$$R1 = Q_3'.Q_2'.Q_1'.Q_0 + Q_2.Q_1.Q_0'$$

R2B2		Q1_Q0			
		00	01	11	10
Q3_Q2	00			1	1
	01	1	1	1	
	11	X	X	X	X
	10	1	1	X	X

$$R2B2 = Q_3 + Q_1.Q_0 + Q_2 \oplus Q_1$$

AU1B3		Q1_Q0			
		00	01	11	10
Q3_Q2	00		1		
	01				1
	11	X	X	X	X
	10			X	X

$$AU1B3 = Q_3'.Q_2'.Q_1'.Q_0 + Q_2.Q_1.Q_0'$$

AU1B4		Q1_Q0			
		00	01	11	10
Q3_Q2	00				1
	01			1	
	11	X	X	X	X
	10			X	X

$$AU1B4 = Q_2.Q_1.Q_0 + Q_2'.Q_1.Q_0'$$

S3B7		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01	1			
	11	X	X	X	X
	10		1	X	X

$$S3B7 = Q_2.Q_1'.Q_0' + Q_3.Q_1'.Q_0$$

R4B5		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01		1	1	
	11	X	X	X	X
	10			X	X

$$R4B5 = Q_3'.Q_2.Q_0$$

R5B5		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				1
	11	X	X	X	X
	10			X	X

$$\mathbf{R5B5} = Q_2.Q_1.Q_0'$$

LR1		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1	1		
	01		1		1
	11	X	X	X	X
	10			X	X

$$\mathbf{LR1} = Q_3'.Q_2'.Q_1' + Q_2.Q_1'.Q_0 + Q_2.Q_1.Q_0'$$

LR4		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01	1			
	11	X	X	X	X
	10		1	X	X

$$\mathbf{LR4} = Q_2.Q_1'.Q_0' + Q_3.Q_0$$

OP[3]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	X	X	X
	01	X	0	1	0
	11	X	X	X	X
	10	X	X	X	X

$$\mathbf{OP[3]} = Q_1.Q_0$$

OP[1]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	1	0	1
	01	0	X	1	1
	11	X	X	X	X
	10	0	0	X	X

$$\mathbf{OP[1]} = Q_3'.Q_2'.Q_1' + Q_2.Q_0 + Q_1.Q_0'$$

DONE		Q1_Q0			
		00	01	11	10
Q3_Q2	00	0	0	0	0
	01	0	0	0	0
	11	X	X	X	X
	10	1	0	X	X

$$\mathbf{DONE} = Q_3.Q_0'$$

AU2B7		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01		1	1	1
	11	X	X	X	X
	10			X	X

$$\mathbf{AU2B7} = Q_3'.Q_2.Q_1 + Q_3'.Q_2.Q_0$$

LR2		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			1
	01		1	1	
	11	X	X	X	X
	10			X	X

$$\mathbf{LR2} = Q_3'.Q_2'.Q_0' + Q_2.Q_0$$

LR5		Q1_Q0			
		00	01	11	10
Q3_Q2	00			1	
	01				
	11	X	X	X	X
	10	1		X	X


$$\mathbf{LR5} = Q_3.Q_1'.Q_0' + Q_2'.Q_1.Q_0$$


OP[2]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	X	X	X
	01	X	1	X	0
	11	X	X	X	X
	10	X	X	X	X

$$\mathbf{OP[2]} = Q_0$$

OP[0]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	X	1	X
	01	0	X	X	X
	11	X	X	X	X
	10	1	0	X	X

$$\mathbf{OP[0]} = Q_1 + Q_2'.Q_0'$$






**Note (according to datapath):**

- I1B3: control tri allows transferring data from Input1 to Bus\_3.
- AU1B3: control tri allows transferring data from AU1 to Bus\_3.  
*(in the same time only Input1 or AU1 load data to Bus\_3)*
- R1B2: control tri allows loading data from Register1 to Bus\_2.
- R2B2: control tri allows loading data from Register2 to Bus\_2.  
*(in the same time only register1 or register2 load data to Bus\_2)*
- I2B4: control tri allows transferring data from Input2 to Bus\_4.
- AU1B4: control tri allows transferring data from AU1 to Bus\_4.  
*(in the same time only Input2 or AU1 load data to Bus\_4)*
- S3B7: control tri allows transferring data from Shift3 to Bus\_7.
- AU2B7: control tri allows transferring data from AU2 to Bus\_7.  
*(in the same time only Shift3 or AU2 load data to Bus\_7)*
- R4B5: control tri allows transferring data from Register4 to Bus\_5.
- R5B5: control tri allows transferring data from Register5 to Bus\_5.  
*(in the same time only Register4 or Register5 load data to Bus\_5)*
- LR1: Allows to load data to Register1.
- LR2: Allows to load data to Register2.
- LR3: Allows to load data to Register3.
- LR4: Allows to load data to Register4.
- LR5: Allows to load data to Register5.
- OP[3..0]: Opcode (OP[3..2] control AU2, OP[1..0] control AU1).
- Done: when state is S8 (after successfully calculated final result we will have the output is result, in other states output is "X")

# 1. Waveform (input and output according to color respectively):



```

a = 8
b = -6
t1 = |a| = 8
t2 = |b| = 6
t4 = min(t1, t2)>>1 = 3
x = max(t1, t2) = 8
t3 = max(t1, t2)>>3 = 1
t5 = x - t3 = 7
t6 = t4 + t5 = 10
t7 = max(t6, x) = 10
Result = t7 = 10

```

```

a = 3
b = 4
t1 = |a| = 3
t2 = |b| = 4
t4 = min(t1, t2)>>1 = 1
x = max(t1, t2) = 4
t3 = max(t1, t2)>>3 = 0
t5 = x - t3 = 4
t6 = t4 + t5 = 5
t7 = max(t6, x) = 5
Result = t7 = 5


```

```

a = -6
b = -8
t1 = |a| = 6
t2 = |b| = 8
t4 = min(t1, t2)>>1 = 3
x = max(t1, t2) = 8
t3 = max(t1, t2)>>3 = 1
t5 = x - t3 = 7
t6 = t4 + t5 = 10
t7 = max(t6, x) = 10
Result = t7 = 10

```





```

a = -12
b = 8
t1 = |a| = 12
t2 = |b| = 8
t4 = min(t1, t2)>>1 = 4
x = max(t1, t2) = 12
t3 = max(t1, t2)>>3 = 1
t5 = x - t3 = 11
t6 = t4 + t5 = 15
t7 = max(t6, x) = 15
Result = t7 = 15

```

```

a = 11
b = -25
t1 = |a| = 11
t2 = |b| = 25
t4 = min(t1, t2)>>1 = 5
x = max(t1, t2) = 25
t3 = max(t1, t2)>>3 = 3
t5 = x - t3 = 22
t6 = t4 + t5 = 27
t7 = max(t6, x) = 27
Result = t7 = 27


```

```


a = 1
b = 32
t1 = |a| = 1
t2 = |b| = 32
t4 = min(t1, t2)>>1 = 0
x = max(t1, t2) = 32
t3 = max(t1, t2)>>3 = 4
t5 = x - t3 = 28
t6 = t4 + t5 = 28
t7 = max(t6, x) = 32
Result = t7 = 32

```

## VII. Version 7:




## Circuit (includes controller and datapath):



Version 7 is combination of version 5 and version 6 (Functional logic pipeline + Datapath pipeline).

## 1. Datapath




- Datapath in version7 use AU1 block (ABS/Min/Max) 2 state and AU2 Block (Max/add/Sub) 2 state (Functional unit pipeline + datapath pipeline)
  - The datapath has 22 inputs and 1 output, of which 2 inputs (8 bits) transmit the number to be calculated, the remaining 20 inputs are control signals (opcodes of AU blocks, read/write signals of registers, tries, CLK), the output for the final result.

- The datapath consists of 5 registers and 2 AU blocks, “Shift3” block and “Shift1” block. “AU1” and “AU2” are controlled by 4 bit opcodes (Opcode[3..2] control AU2, Opcode[1..0] control AU1), the registers store the following values, “AU1” and “AU2” perform the following funtions:

$R1 = [a, t1]$                        $R3 = [t3, t5, t6, t7]$   
 $R2 = [b, t2]$                        $R4 = [x]$   
 $AU1 = [abs/min/max]$             $R5 = [t4]$   
 $AU2 = [+/-/max]$

(About AU, we divide each calculation into 2 states to reduce the time each state)

- **AU1 (is used to calculating abs/min/max and controlled by Opcode[1..0]):**



AU1	
Opcode	Function
00	abs
01	max
10	min
11	min

- Use 4 D-FF to devide each calculation into 2 states, the first D-FF save Input1, the 2nd D-FF save result of “Add\_sub” Block, the highest bit of it is sign bit, the 3rd save Input2 and the last D-FF save control signal (C[1..0]).

- Connect Select of “Add\_sub” Block to always calculate A-B.
- In A[7..0] of “Add\_sub” Block, we connect with ((C[1] + C[0]).In1), so only C[1] = C[0] = 0 => A[7..0] = 0. Then result of “Add\_sub” Block is 0-B, we use Result[7] as a sign bit to control 2 Mux Block following.
- “Control” Block:

		Control AU1						Output of AU1
		Input			Output			
					S1	S0	Funtion	
A>B	0	0	0	1	0	abs	Result	
	0	0	1	1	1	max	A	
	0	1	0	0	x	min	B	
	0	1	1	0	x	min	B	
A<B	1	0	0	0	x	abs	B	
	1	0	1	0	x	max	B	
	1	1	0	1	1	min	A	
	1	1	1	1	1	min	A	


S1		C[1..0]			
		00	01	11	10
Sign	0	1	1		
	1			1	1

Mux	
Select	Result
0	S0
1	S1


S0		C[1..0]			
		00	01	11	10
Sign	0	0	1	x	x
	1	x	x	1	1

$$S1 = C[1] + C[0]$$

$$S0 = \text{Sign} \cdot C[1] + \text{Sign}' \cdot C[0]$$




**Add\_sub:**



- AU2 (is used to calculating add/sub/max and controlled by

Select	Function
0	Add
1	Sub

**Opcode[3..2]:**



AU2	
Opcode	Function
00	Add
01	Sub
10	Max
11	Sub

- The same as AU1, only different “Control” block and the Select of “Add\_sub” Block:

- “Control” Block:

		Control AU1						Output of AU1	
		Input			Output				
Sign	C[1]	C[0]	S1	S0	Select	Funtion			
A>B	0	0	0	1	0	0	Add	Result of Add_sub	
	0	0	1	1	0	1	Sub	Result of Add_sub	
	0	1	0	1	1	1	Max	A	
	0	1	1	1	0	1	Sub	Result of Add_sub	
A<B	1	0	0	1	0	0	Add	Result of Add_sub	
	1	0	1	1	0	1	Sub	Result of Add_sub	
	1	1	0	0	x	1	Max	B	
	1	1	1	1	0	1	Sub	Result of Add_sub	

S1		C[1..0]			
		00	01	11	10
Sign	0	1	1	1	1
	1	1	1	0	1


Select		C[1..0]			
		00	01	11	10
Sign	0	0	1	1	1
	1	0	1	1	1

S0		C[1..0]			
		00	01	11	10
Sign	0	0	0	0	1
	1	0	0	0	x


$$S1 = (C[1].C[0]'.Sign)'$$

$$Select = C[1] + C[0]$$

$$S0 = C[1].C[0]'$$




- **Register:**



- Register is created by 8 D-FF and “Mux2\_1”.
- The input Select decides that the register loads new value or not. If Select = 0  $\Rightarrow$  no load new value and put previous value (S0) into D-FF so it can store value, otherwise, Select = 1  $\Rightarrow$  load new value (S1).




- **Shift 3 (8 bits):**




Connect bits [7..3] of input to bits[4..0] of output, remaining bits of output are GND.

- **Shift 1 (8 bits):**



Connect bits [7..1] of input to bits[6..0] of output, remaining bit of output is GND.

## 2. Controller




Controller includes “Next\_state” block, Register always load new value and a block to decode from state into control signal to control datapath.

**Note (according to datapath):**

- I1B3: control tri allows transferring data from Input1 to Bus\_3.
- AU1B3: control tri allows transferring data from AU1 to Bus\_3.  
(in the same time only Input1 or AU1 load data to Bus\_3)
- R1B2 (Bus2[0]): control tri allows loading data from Register1 to Bus\_2.

- R2B2 (Bus2[1]): control tri allows loading data from Register2 to Bus\_2.  
(in the same time only register1 or register2 load data to Bus\_2)
- I2B4: control tri allows transferring data from Input2 to Bus\_4.
- AU1B4: control tri allows transferring data from AU1 to Bus\_4.  
(in the same time only Input2 or AU1 load data to Bus\_4)
- S3B7: control tri allows transferring data from Shift3 to Bus\_7.
- AU2B7: control tri allows transferring data from AU2 to Bus\_7.  
(in the same time only Shift3 or AU2 load data to Bus\_7)
- R4B5 (Bus5[0]): control tri allows transferring data from Register4 to Bus\_5.
- R5B5 (Bus5[1]): control tri allows transferring data from Register5 to Bus\_5.  
(in the same time only Register4 or Register5 load data to Bus\_5)
- LR1: Allows to load data to Register1.
- LR2: Allows to load data to Register2.
- LR3: Allows to load data to Register3.
- LR4: Allows to load data to Register4.
- LR5: Allows to load data to Register5.  
(LR5-LR1 corresponding to LR[4..0])
- Opcode[3..0]: OP[3..2] control AU2, OP[1..0] control AU1.
- Done: when state is S8 (after successfully calculated final result we will have the output is result, in other states output is "X")

• **Next state:**



STATE	IN					OUT			
	Start	Q3	Q2	Q1	Q0	Q3+	Q2+	Q1+	Q0+
S0	0	0	0	0	0	0	0	0	0
S0	1	0	0	0	0	0	0	0	1
S1	X	0	0	0	1	0	0	1	0
S2	X	0	0	1	0	0	0	1	1
S3	X	0	0	1	1	0	1	0	0
S4	X	0	1	0	0	0	1	0	1
S5	X	0	1	0	1	0	1	1	0
S6	X	0	1	1	0	0	1	1	1
S7	X	0	1	1	1	1	0	0	0
S8	X	1	0	0	0	1	0	0	1
S9	X	1	0	0	1	1	0	1	0
S10	X	1	0	1	0	1	0	1	1
S11	X	1	0	1	1	1	1	0	0
S12	X	1	1	0	0	1	1	0	1
S13	X	1	1	0	1	0	1	1	1
S14	X	1	1	1	0	X	X	X	X
S15	X	1	1	1	1	X	X	X	X

Temporarily removed Start to easy to draw K\_map, after that we or(+) Q<sub>0+</sub> with Start.S<sub>0</sub>, because Start = 1 only in case that input(Q<sub>3</sub>\_Q<sub>2</sub>\_Q<sub>1</sub>\_Q<sub>0</sub>) = 0000 and output(Q<sub>3+</sub>\_Q<sub>2+</sub>\_Q<sub>1+</sub>\_Q<sub>0+</sub>) = 0001:

Q3+		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01			1	
	11	1		X	X
	10	1	1	1	1

$$Q_{3+} = Q_3.Q_2' + Q_3.Q_0' + Q_2.Q_1.Q_0$$

Q2+		Q1_Q0			
		00	01	11	10
Q3_Q2	00			1	
	01	1	1		1
	11	1	1	X	X
	10			1	

$$Q_{2+} = (Q_2+Q_1) \times (Q_2+Q_0) \times (Q_2.Q_1.Q_0)'$$


Q1+		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			1
	01		1		1
	11		1	X	X
	10		1		1

$$Q_{1+} = (Q_1 + Q_0) \times (Q_1 \cdot Q_0)'$$

Q0+		Q1_Q0			
		00	01	11	10
Q3_Q2	00				1
	01	1			1
	11		1	X	X
	10	1			1

$$Q_{0+} = Q_1 \cdot Q_0' + Q_3' \cdot Q_2 \cdot Q_0' + Q_3 \cdot Q_2' \cdot Q_0' + Q_3 \cdot Q_2 \cdot Q_0$$

$$+ \text{Start} \cdot Q_3' \cdot Q_2' \cdot Q_1' \cdot Q_0'$$



- Decoder from state to controll:

STATE	IN				OUT																			
	Q3	Q2	Q1	Q0	I1B3	I2B4	R1B2	R2B2	AU1B3	AU1B4	S3B7	R4B5	R5B5	AU2B7	LR1	LR2	LR3	LR4	LR5	OP[3]	OP[2]	OP[1]	OP[0]	DONE
S0	0	0	0	0	1	1									1	1						X	X	
S1	0	0	0	1			1															0	0	
S2	0	0	1	0				1	1						1							0	0	
S3	0	0	1	1				1		1						1						0	0	
S4	0	1	0	0															1			1	X	
S5	0	1	0	1				1											1			0	1	
S6	0	1	1	0							1						1	1				X	X	
S7	0	1	1	1	1	1						1			1	1				0	1	X	X	
S8	1	0	0	0			1							1			1					0	0	
S9	1	0	0	1				1	1				1		1					0	0	0	0	
S10	1	0	1	0						1				1		1	1					0	0	
S11	1	0	1	1				1				1								1	0	1	X	
S12	1	1	0	0				1						1					1			0	1	
S13	1	1	0	1							1						1	1				X	X	1
S14	1	1	1	0		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
S15	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

I1B3		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			
	01			1	
	11			X	X
	10				

I2B4		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			
	01			1	
	11			X	X
	10				

$$I1B3 = Q_3'.Q_2'.Q_1'.Q_0' + Q_2.Q_1.Q_0$$

$$I2B4 = Q_3'.Q_2'.Q_1'.Q_0' + Q_2.Q_1.Q_0$$

R1B2		Q1_Q0			
		00	01	11	10
Q3_Q2	00		1		
	01				
	11			X	X
	10	1			

R2B2		Q1_Q0			
		00	01	11	10
Q3_Q2	00	0	X	1	1
	01	1	1	X	X
	11	1	X	X	X
	10	0	1	1	X

$$R1B2 = Q_3'.Q_2'.Q_1'.Q_0' + Q_3.Q_2'.Q_1'.Q_0'$$

$$R2B2 = Q_2 + Q_0 + Q_1$$

AU1B3		Q1_Q0			
		00	01	11	10
Q3_Q2	00				1
	01				
	11			X	X
	10		1		

AU1B4		Q1_Q0			
		00	01	11	10
Q3_Q2	00			1	
	01				
	11			X	X
	10				1

$$AU1B3 = Q_3'.Q_2'.Q_1.Q_0' + Q_3.Q_2'.Q_1'.Q_0$$

$$AU1B4 = Q_3.Q_1.Q_0' + Q_3'.Q_2'.Q_1.Q_0$$

S3B7		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				1
	11		1	X	X
	10				

$$\mathbf{S3B7} = Q_2.Q_1.Q_0' + Q_3.Q_2.Q_0$$

R4B5		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01			1	
	11			X	X
	10			1	

$$\mathbf{R4B5} = Q_3.Q_1.Q_0 + Q_2.Q_1.Q_0$$

R5B5		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				
	11			X	X
	10		1		

$$\mathbf{R5B5} = Q_3.Q_2'.Q_1'.Q_0$$

AU2B7		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				
	11	1		X	X
	10	1			1

$$\mathbf{AU2B7} = Q_3.Q_0'$$

LR1		Q1_Q0			
		00	01	11	10
Q3_Q2	00	1			1
	01			1	
	11			X	X
	10		1		

$$\mathbf{LR1} = Q_3'.Q_2'.Q_0' + Q_2.Q_1.Q_0 + Q_3.Q_2'.Q_1'.Q_0$$

LR2		Q1_Q0			
		00	01	11	10
Q3_Q2	00		1	1	
	01			1	
	11			X	X
	10				1

$$\mathbf{LR2} = Q_3'.Q_2'.Q_1 + Q_2.Q_1.Q_0 + Q_3.Q_1.Q_0'$$

LR3		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				1
	11	1	1	X	X
	10	1			1

$$\mathbf{LR3} = Q_3.Q_2 + Q_3.Q_0' + Q_2.Q_1.Q_0'$$

LR4		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				1
	11		1	X	X
	10				

$$\mathbf{LR4} = Q_3.Q_2.Q_0 + Q_2.Q_1.Q_0'$$

LR5		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01		1		
	11	1		X	X
	10				

$$\mathbf{LR5} = Q_3.Q_2.Q_0' + Q_3'.Q_2.Q_1'.Q_0$$

OP[3]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	X	X	X
	01	X	X	0	X
	11	X	X	X	X
	10	X	0	1	X

$$\mathbf{OP[3]} = Q_3.Q_1$$

OP[2]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	X	X	X
	01	X	X	1	X
	11	X	X	X	X
	10	X	0	0	X

$$\mathbf{OP[2]} = Q_3'$$

OP[0]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	0	0	0
	01	X	1	X	X
	11	1	X	X	X
	10	0	0	X	0

$$\mathbf{OP[0]} = Q_2$$


OP[1]		Q1_Q0			
		00	01	11	10
Q3_Q2	00	X	0	0	0
	01	1	0	X	X
	11	0	X	X	X
	10	0	0	1	0


$$\mathbf{OP[1]} = Q_3'.Q_1'.Q_0' + Q_3.Q_1.Q_0$$

DONE		Q1_Q0			
		00	01	11	10
Q3_Q2	00				
	01				
	11		1	X	X
	10				


$$\mathbf{DONE} = Q_3.Q_2.Q_0$$








### 3. Waveform



```
a = 3
b = -4
t1 = |a| = 3
t2 = |b| = 4
t4 = min(t1, t2)>>1 = 1
x = max(t1, t2) = 4
t3 = max(t1, t2)>>3 = 0
t5 = x - t3 = 4
t6 = t4 + t5 = 5
t7 = max(t6, x) = 5
Result = t7 = 5
```

```
a = -6
b = 8
t1 = |a| = 6
t2 = |b| = 8
t4 = min(t1, t2)>>1 = 3
x = max(t1, t2) = 8
t3 = max(t1, t2)>>3 = 1
t5 = x - t3 = 7
t6 = t4 + t5 = 10
t7 = max(t6, x) = 10
Result = t7 = 10
```

```
a = -40
b = 32
t1 = |a| = 40
t2 = |b| = 32
t4 = min(t1, t2)>>1 = 16
x = max(t1, t2) = 40
t3 = max(t1, t2)>>3 = 5
t5 = x - t3 = 35
t6 = t4 + t5 = 51
t7 = max(t6, x) = 51
Result = t7 = 51
```



```

a = 66
b = -64
t1 = |a| = 66
t2 = |b| = 64
t4 = min(t1, t2)>>1 = 32
x = max(t1, t2) = 66
t3 = max(t1, t2)>>3 = 8
t5 = x - t3 = 58
t6 = t4 + t5 = 90
t7 = max(t6, x) = 90
Result = t7 = 90

```

```

a = -95
b = 70
t1 = |a| = 95
t2 = |b| = 70
t4 = min(t1, t2)>>1 = 35
x = max(t1, t2) = 95
t3 = max(t1, t2)>>3 = 11
t5 = x - t3 = 84
t6 = t4 + t5 = 119
t7 = max(t6, x) = 119
Result = t7 = 119

```