

SU20 QA

→ MIPS Processor for add, and sw

* complete FDE cycle, with dataflow

Remark:

$$\begin{array}{c} 1011 \\ \textcolor{red}{3} \\ 1011 \end{array} \ll 2 = \textcolor{red}{5} 1011.00$$

↑
shift left 2

positions

signed
-5

-20

unsigned
11

44

(~~*4~~)

2^2

10^2
($\times 100$)

The MIPS Processor


I def

Add $R_1 R_2 R_3$
 $R_1 := !R_2 + !R_3$
 44 22

* 22
 * $4 \times n$
 * n


machine code I (& PC update)

31-26 25-21 20-16 15-11 10-6 5-0
 op #R₂ #R₃ #R₁ 0 fnf
 0 7 9 16 0 32



Truth Table

R-format



data position 1


For a Branch Instruction, this would be the Address Field

Instruction [15-0]

10000.00000.100000
↑
Sign digit

Branch Address Field

#R _i	(shamt)	fnf.
15-11	10-6	5-0
16	0	32
10000.00000.100000		



||| ... || 10000.00000.100000
∈ Bin¹⁶ ∈ Bin¹⁶

*

*

b

not selected;
MUX control = 0

