




**Shahid Beheshti University**  
**Faculty of Computer Science and Engineering**

**Computer Aided Digital System Design**  
**Homework No.2**

1. Sketch the waveform of the output and internal signals using delay and Delta-delay



2. Reply the following questions by viewing the files in [MODELSIM/vhdlsrc/std](#) , [MODELSIM/vhdlsrc/ieee](#) and [MODELSIM/vhdlsrc/synopsys](#) folders.
- Write the relation of type `std_logic` and `std_ulogic`.
  - List the conversion function from `std_logic` and `bit_vector`.
  - Write the resolution table of `std_logic`.
  - Write the resolved subtypes of `std_ulogic`.
3. Define the following types
- A memory with 1024 rows such that each row is a big-endian 32 bit (array of array)
  - A memory with 1024 rows such that each row is a big-endian 32 bit (matrix)
  - A record type that defines a student.
  - A state types describes the states of an 3-floor elevator.