
تمرین سری دوم طراحی سیستم های دیجیتال

کوثر دست باز ۹۸۲۴۳۰۲۳

امیرحسین ثابتی ۹۸۲۴۳۰۱۵

سوال ۱-



```
سوال ۲-
```

-a

multiple را میتوان Std_ulogic کرد ولی std_ulogic را نمیتوان multiple کرد. drive کرد.

این را از آنجا متوجه شده ایم که فایل stdlogic.vhd را باز کردیم و در قطعه کد ها دیدیدم. std_ulogic را باز کردیم و در قطعه کد ها دیدیدم. بین این دو یک رابطه subtype داریم که std_logic یک std_ulogic برای subtype است.

```
-- conversion functions
157
158
        function To bit (s : STD ULOGIC; xmap : BIT := '0') return BIT;
159
160
        function To bitvector (s : STD_ULOGIC_VECTOR; xmap : BIT := '0') return BIT_VECTOR;
161
162
        function To_StdULogic (b : BIT) return STD_ULOGIC;
163
        function To_StdLogicVector (b : BIT_VECTOR) return STD_LOGIC_VECTOR;
164
        function To_StdLogicVector (s : STD_ULOGIC_VECTOR) return STD_LOGIC_VECTOR;
165
        function To_StdULogicVector (b : BIT_VECTOR) return STD_ULOGIC_VECTOR;
166
        function To StdULogicVector (s : STD LOGIC VECTOR) return STD ULOGIC VECTOR;
167
168
        alias To Bit Vector is
169
         To bitvector[STD ULOGIC VECTOR, BIT return BIT VECTOR];
170
        alias To_BV is
171
          To bitvector[STD ULOGIC VECTOR, BIT return BIT VECTOR];
172
173
        alias To Std Logic Vector is
174
          To StdLogicVector[BIT VECTOR return STD LOGIC VECTOR];
175
        alias To SLV is
176
         To StdLogicVector[BIT VECTOR return STD LOGIC VECTOR];
177
178
        alias To Std Logic Vector is
179
          To StdLogicVector[STD ULOGIC VECTOR return STD LOGIC VECTOR];
180
        alias To SLV is
181
          To StdLogicVector[STD ULOGIC VECTOR return STD LOGIC VECTOR];
182
183
        alias To Std ULogic Vector is
184
         To StdULogicVector[BIT VECTOR return STD ULOGIC VECTOR];
185
        alias To SULV is
         To StdULogicVector[BIT VECTOR return STD ULOGIC VECTOR];
186
187
188
        alias To Std ULogic Vector is
          To StdULogicVector[STD LOGIC VECTOR return STD ULOGIC VECTOR];
189
190
        alias To SULV is
          To StdULogicVector[STD LOGIC VECTOR return STD ULOGIC VECTOR];
191
192
```

function To_bitvector (s : std_logic_vector ; xmap : bit := '0') return bit_vector;

function To_StdLogicVector (b : bit_vector) return std_logic_vector;

function TO_01 (s:BIT_VECTOR; xmap:STD_ULOGIC:='0')

Converts 'L' to . e' and 'H' to '1'. If there is any element different from these four, the entire vector is converted to the value defined by xmap, so the presence of metalogical values can be easily detected. The default value of xmap is '0'.

To X01 (b: BIT VECTOR)

Converts 'L' to '13' and 'H' to '1'. Any value besides these four is converted to 'X'.

To_X01Z (b : BIT_VECTOR)

Converts 'L' to '13 'and 'H' to '1'. Any value besides these four plus 'z' is converted to 'X'.

To_UX01 (b : BIT_VECTOR)

Converts 'L' to '13' and 'H' to '1'. Any value besides these four plus 'U' is converted to 'X'.

-C

	U	X	0	1	Z	W	Н	L	-
U	U	U	U	U	U	U	U	U	U
X	U	X	X	X	X	X	X	X	X
0	U	X	0	X	0	0	0	0	X
1	U	X	X	1	1	1	1	1	X
Z	U	X	0	1	Z	W	L	Н	X
W	U	X	0	1	W	W	W	W	X
Н	U	X	0	1	L	W	L	W	X
L	U	X	0	1	Н	W	W	Н	X
-	U	X	X	X	X	X	X	X	X

-d

subtype X01 is RESOLVED std_ulogic range 'x' to '1' subtype X01Z is RESOLVED stdulogic range 'x' to 'z' subtype UX01 is RESOLVED std_ulogic range 'U' to '1' subtype UX01Z is RESOLVED std_ulogic range 'U' to 'Z';

```
سوال۳-
                                                                  (1
TYPE mem-row is ARRAY(0 TO 31) of STD_LOGIC;
TYPE MEMORY is ARRAY(0 TO 1023)of mem-row;
                                                                  (٢
TYPE memory IS ARRAY (0 TO 1023, 0 TO 31) OF STD LOGIC;
                                                                  (٣
TYPE student IS RECORD
  FirstName:string;
  LastName:string;
  StudentID:INTEGER;
END RECORD;
                                                                  (4
TYPE elevator_floor IS(firstFloor,secendFloor,thirdFloor)
```