

Πανεπιστήμιο Δυτικής Αττικής Τμήμα Μηχανικών Πληροφορικής και Υπολογιστών Σχεδίαση Ψηφιακών Συστημάτων (ICE – 4005) Project_MIPS _2020 Γκούσαρης Κωνσταντίνος – 711171073 – cs171073@uniwa.gr


4: Instruction and Data Memory

4.1 InstructionMemory.vhd

```
--MIPS Part 4
--MemoryInstruction
--27/05/2020, Konstantinos Gkousaris, 711171073, UniWA
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric std.ALL;
ENTITY instrMemory IS PORT (
            Addr : IN STD LOGIC VECTOR (31 downto 0);
            C : out STD LOGIC VECTOR(31 downto 0));
END instrMemory;
ARCHITECTURE arch1 OF instrMemory IS
TYPE rom16x32 IS ARRAY (0 TO 15) OF STD LOGIC VECTOR(31 downto 0);
        --give default
      SIGNAL instrmem : rom16x32 := (
            "1111111111111111111111111111111111",
            "000000000000000000000000000000000",
            "111111111111111111111111111111111",
            "00000000000000000000000000000000000",
            "1111111111111111111111111111111111",
            "0000000101001100010000000100000",
            "111111111111111111111111111111111111"
            "111111111111111111111111111111111111"
            "1111111111111111111111111111111111111"
            "0000000101001100010000000100000"
            "111111111111111111111111111111111111"
            "1111111111111111111111111111111111",
            "1111111111111111111111111111111111",
            "111111111111111111111111111111111",
            "1111111111111111111111111111111111",
            BEGIN
      C <= instrmem(to integer(unsigned(Addr)));</pre>
END arch1;
```

4.1 InstructionMemory testbench.vhd

```
--testbench code
--run for 4 instructions and jumps to address 0
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.numeric std.ALL;
ENTITY test instruction memory IS
END test instruction memory;
ARCHITECTURE behabioral OF test instruction memory IS
COMPONENT instrMemory PORT (
            Addr : IN STD LOGIC VECTOR(3 downto 0);
            C : OUT STD LOGIC VECTOR(31 downto 0));
END COMPONENT;
      SIGNAL Addr1 : STD LOGIC VECTOR(3 DOWNTO 0);
      SIGNAL C1 : STD LOGIC VECTOR(31 DOWNTO 0);
BEGIN
      INSTRUCTIONMEMORY1 : instrMemory PORT MAP (
            Addr => Addr1,
            C \Rightarrow C1);
      read_instruction : PROCESS
      BEGIN
            FOR I IN 0 TO 3 LOOP
                 Addr1 <= std_logic_vector(to_unsigned(I, 4));</pre>
            WAIT FOR 50 ns;
            END LOOP;
      END PROCESS;
END;
```



4.2 DataMemory.vhd


```
--MIPS Part 4
--DATA MEMORY
--18/05/2020, Konstantinos Gkousaris, 711171073, UniWA
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.numeric std.ALL;
ENTITY dataMemory IS PORT (
      Addr : IN STD LOGIC VECTOR (5 DOWNTO 0);
      writeD : IN STD LOGIC VECTOR(31 DOWNTO 0);
      we : IN STD LOGIC;
      re : IN STD LOGIC;
      readD : OUT STD LOGIC VECTOR(31 DOWNTO 0);
      clk : IN STD LOGIC);
END dataMemory;
--add a clock input, because the process works with clock
--i dont know if i use it in MIPS implentation yet
--or change the component, but for the separate trial
--needs clock.
ARCHITECTURE behavioral OF datamemory IS
TYPE memArray IS ARRAY(0 TO 63) OF STD LOGIC VECTOR(31 downto 0);
SIGNAL memfile : memArray;
      BEGIN
      PROCESS (clk)
      BEGIN
            IF (clk'event and clk='0') THEN
                  IF we='1' THEN
                       memfile(to integer(unsigned(Addr))) <= writeD;</pre>
                  END IF;
            END IF;
            IF re='1' THEN
                 readD <= memfile(to integer(unsigned(Addr)));</pre>
      END PROCESS;
END behavioral;
```

4.2 DataMemory testbench.vhd

```
--testbench code
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.numeric std.ALL;
ENTITY test datamemory IS
END test datamemory;
ARCHITECTURE behavioral OF test datamemory IS
COMPONENT dataMemory IS PORT (
     Addr : IN STD LOGIC VECTOR (5 DOWNTO 0);
      writeD: IN STD LOGIC VECTOR(31 DOWNTO 0);
     we : IN STD LOGIC;
      re : IN STD_LOGIC;
      readD : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      clk : IN STD LOGIC);
END COMPONENT;
      SIGNAL AddrS : STD_LOGIC_VECTOR(5 DOWNTO 0);
      SIGNAL readD_S, writeD_S : STD_LOGIC_VECTOR(31 DOWNTO 0);
      SIGNAL we_S, re_S, clkS : STD_LOGIC;
      constant clk period : time := 100 ns;
BEGIN
      TESTDATAMEMORY1 : dataMemory PORT MAP (Addrs, writeD S, we S, re S,
readD S, clkS);
      --process for clock
      clk process : PROCESS
      BEGIN
            clkS <= '0'; wait for clk period/2;</pre>
            clkS
                  <= '1'; wait for clk period/2;
      END PROCESS;
      simulation Address: PROCESS
      BEGIN
            AddrS <= "000000"; wait for 100 ns;
            AddrS <= "000001"; wait for 100 ns;
            AddrS <= "000010"; wait for 100 ns;
            AddrS <= "000011"; wait for 100 ns;
            AddrS <= "000000"; wait for 100 ns;
            AddrS <= "000001"; wait for 100 ns;
      END PROCESS;
      simulation write: PROCESS
      BEGIN
            we S <= '1'; wait for 100 ns;
            we S <= '0'; wait for 100 ns;
           we S <= '0'; wait for 100 ns;
      END PROCESS;
```

```
simulation read: PROCESS
BEGIN
     re S <= '0'; wait for 100 ns;
     re_S <= '0'; wait for 100 ns;
     re_S <= '0'; wait for 100 ns;
     re_S <= '0'; wait for 100 ns;
     re S <= '1'; wait for 100 ns;
     re S <= '1'; wait for 100 ns;
END PROCESS;
simulation data: PROCESS
BEGIN
     writeD S \le "0101010101010101010101010101010101"; wait for 100 ns;
     writeD S <= "1101110111011101110111011101"; wait for 100 ns;
     writeD S <= "0010001000100010001000100010"; wait for 100 ns;</pre>
     writeD S <= "1001100110011001100110011001"; wait for 100 ns;
     END PROCESS;
```

END;



*Πίνακας Λειτουργίας

Address	Operation	Περιεχόμενα RAM
000000	write	0101010101010101010101010101
000001	write	1101110111011101110111011101
000010	write	0010001000100010001000100010
000011	write	1001100110011001100110011001
000000	read	0101010101010101010101010101
000000	read	1101110111011101110111011101