

# Πανεπιστήμιο Δυτικής Αττικής Τμήμα Μηχανικών Πληροφορικής και Υπολογιστών Σχεδίαση Ψηφιακών Συστημάτων (ICE – 4005) Project\_MIPS \_2020 Γκούσαρης Κωνσταντίνος – 711171073 – cs171073@uniwa.gr

#### 2: Unit Control ALU

#### 2.1 ALU Control.vhd

```
--MIPS Part 2
--UNIT control ALU
--30/05/2020, Konstantinos Gkousaris, 711171073, UniWA--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY ALU Control IS PORT(
      OP_5to0 : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
      ALU_op : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      Operation: OUT STD LOGIC VECTOR(3 DOWNTO 0));
END ALU Control;
ARCHITECTURE ALUControl 1 OF ALU Control IS
BEGIN
      --code base on github, credits to Dugagjin Lashi
      --Understand this block and works perfectly for more than the
      --operation which we use.
      Operation(3) <= '0';
      Operation(2) \leq ALU_op(0) or (ALU_op(1) and OP_5to0(1));
      Operation(1) <= not ALU op(1) or not OP 5to0(2);
      Operation(0) \leq (OP 5to0(3) or OP 5to0(0)) and ALU op(1);
END;
```

### 2.2 ALU Control testbench.vhd


```
--test bench
--runs for 400 ns
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY test_ALUControl IS
END test_ALUControl;

ARCHITECTURE behavioral OF test_AluControl IS

COMPONENT Alu_Control PORT(
OP_5to0 : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
ALU op : IN STD LOGIC VECTOR(1 DOWNTO 0);
```

```
Operation : OUT STD LOGIC VECTOR(3 DOWNTO 0));
END COMPONENT;
      SIGNAL OP 5to01 : STD LOGIC VECTOR(5 DOWNTO 0);
      SIGNAL ALU_op1 : STD_LOGIC_VECTOR(1 DOWNTO 0);
      SIGNAL Operation1: STD LOGIC VECTOR(3 DOWNTO 0);
BEGIN
      ALUCONTROL1 : Alu control PORT MAP (
            OP 5to0 => \overline{OP} 5to01,
            ALU op => ALU op1,
            Operation => Operation1);
      alu op process : PROCESS
      BEGIN
            ALU op1 <= "00"; wait for 50 ns; --00 (1)
            ALU op1 <= "00"; wait for 50 ns; --00 (2)
            ALU op1 <= "01"; wait for 50 ns; --01 (3)
            ALU op1 <= "10"; wait for 50 ns; --10 (4)
            ALU op1 <= "10"; wait for 50 ns; --10 (5)
            ALU op1 <= "10"; wait for 50 ns; --10 (6)
            ALU op1 <= "10"; wait for 50 ns; --10 (7)
            ALU op1 <= "10"; wait for 50 ns; --10 (8)
      END PROCESS;
      opfunction: PROCESS
      BEGIN
            OP 5to01 <= "001001"; wait for 50 ns; --001001 (1)
            OP^{-}5to01 \le "001010"; wait for 50 ns; --001010 (2)
            OP = 5to01 \le "100111"; wait for 50 ns; --100111 (3)
            OP^-5to01 \le "100000"; wait for 50 ns; --001000 (4)
            OP = 5to01 \le "100010"; wait for 50 ns; --100010 (5)
            OP^{-}5to01 \le "100100"; wait for 50 ns; --100100 (6)
            OP 5to01 <= "100101"; wait for 50 ns; --100101 (7)
            OP^{-}5to01 \le "101010"; wait for 50 ns; --101010 (8)
      END PROCESS;
END;
```




#### Πίνακας Λειτουργίας

ALUop	OP_5to0	Operation(Λειτουργία)	
00	001001	0010	
00	001010	0010	
01	100111	0110	
10	100000	0010	
10	100010	0110	
10	100100	0000	
10	100101	0001	
10	101010	0111	

#### 2.3 Test AluControl Alu.vhd

```
--MIPS Part 2
--TEST ALU CONTROL ALU
--30/05/2020, Konstantinos Gkousaris, 711171073, UniWA--
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY TEST ALUCONTROL ALU IS PORT (
      OP_5to0 : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
      ALU_op : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      ALUin1 : IN STD LOGIC VECTOR(3 DOWNTO 0);
      ALUin2 : IN STD LOGIC VECTOR (3 DOWNTO 0);
     ALUout1 : OUT STD LOGIC VECTOR(3 DOWNTO 0);
      zero : OUT STD LOGIC);
END TEST ALUCONTROL ALU;
ARCHITECTURE stuctural OF TEST ALUCONTROL ALU IS
      COMPONENT alu4 PORT (
           aluin1 : IN STD LOGIC VECTOR(3 DOWNTO 0);
           aluin2 : IN STD LOGIC VECTOR(3 DOWNTO 0);
           aluctrl: IN STD LOGIC VECTOR(3 DOWNTO 0);
           aluout : OUT STD LOGIC VECTOR(3 DOWNTO 0);
           zero : OUT STD LOGIC);
      END COMPONENT;
      COMPONENT ALU Control PORT(
           OP 5to0 : IN STD LOGIC VECTOR(5 DOWNTO 0);
           ALU op : IN STD LOGIC VECTOR(1 DOWNTO 0);
           Operation : OUT STD LOGIC VECTOR(3 DOWNTO 0));
      END COMPONENT;
      SIGNAL CONTROL : STD LOGIC VECTOR(3 DOWNTO 0); --the only eternal signal
BEGIN
      ALU CONTROL TEST1 : Alu Control PORT MAP (OP 5to0, ALU op, CONTROL);
      ALU4 TEST1 : alu4 PORT MAP (ALUin1, ALUin2, CONTROL, ALUout1, zero);
END;
```




#### 2.4 Test AluControl Alu testbench.vhd

```
--test bench
--runs for 400 ns
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY test ALUControl Unit IS
END test ALUControl Unit;
ARCHITECTURE behavioral OF test AluControl Unit IS
COMPONENT TEST ALUCONTROL ALU PORT (
      OP_5to0 : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
ALU_op : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      ALUin1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                 : IN STD LOGIC VECTOR(3 DOWNTO 0);
      ALUin2
      ALUout1 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
             : OUT STD LOGIC);
      zero
END COMPONENT;
      SIGNAL ALUin1S, ALUin2S, ALUout1S : STD LOGIC VECTOR(3 DOWNTO 0);
      SIGNAL zeroS
                       : STD LOGIC;
      SIGNAL ALU opS
                        : STD LOGIC VECTOR (1 DOWNTO 0);
      SIGNAL OP 5to0S
                       : STD LOGIC VECTOR (5 DOWNTO 0);
BEGIN
      TESTALUCONTROLALU1 : TEST ALUCONTROL ALU PORT MAP (
            OP 5to0 => OP 5to0S,
            ALU op => ALU opS,
            ALUin1 => ALUin1S,
            ALUin2 => ALUin2S,
            ALUout1 => ALUout1S,
            zero => zeroS);
      alu op process : PROCESS
      BEGIN
            ALU opS <= "00"; wait for 50 ns; --00 (1)
            ALU opS <= "00"; wait for 50 ns; --00 (2)
            ALU opS <= "01"; wait for 50 ns; --01 (3)
            ALU opS <= "10"; wait for 50 ns; --10 (4)
            ALU opS <= "10"; wait for 50 ns; --10 (5)
```

```
ALU opS <= "10"; wait for 50 ns; --10 (6)
      ALU opS <= "10"; wait for 50 ns; --10 (7)
      ALU opS \leq "10"; wait for 50 ns; --10 (8)
END PROCESS;
opfunction: PROCESS
BEGIN
      OP 5toOS <= "001001"; wait for 50 ns; --001001 (1)
      OP^{-}5toOS \le "001010"; wait for 50 ns; --001010 (2)
      OP^{-}5toOS \le "100111"; wait for 50 ns; --100111 (3)
      OP^{-}5toOS \le "100000"; wait for 50 ns; --001000 (4)
      OP^{-}5toOS \le "100010"; wait for 50 ns; --100010 (5)
      OP^{-}5toOS <= "100100"; wait for 50 ns; --100100 (6)
      OP^{-}5toOS \le "100101"; wait for 50 ns; --100101 (7)
      OP 5to0S <= "101010"; wait for 50 ns; --101010 (8)
END PROCESS;
aluin1 process : PROCESS
BEGIN
      ALUin1S <= "1100"; wait for 50 ns; --1100 (1)
      ALUin1S \leq "1100"; wait for 50 ns; --1100 (2)
      ALUin1S \leq "1100"; wait for 50 ns; --1100 (3)
      ALUin1S <= "1100"; wait for 50 ns; --1100 (4)
      ALUin1S \leftarrow "1100"; wait for 50 ns; --1100 (5)
      ALUin1S <= "1100"; wait for 50 ns; --1100 (6)
      ALUin1S <= "1100"; wait for 50 ns; --1100 (7)
      ALUin1S <= "1100"; wait for 50 ns; --1100 (8)
END PROCESS;
aluin2 process : PROCESS
BEGIN
      ALUin2S \leq "1100"; wait for 50 ns; --1100 (1)
      ALUin2S \leq "1100"; wait for 50 ns; --1100 (2)
      ALUin2S \leftarrow "1100"; wait for 50 ns; --1100 (3)
      ALUin2S <= "1100"; wait for 50 ns; --1100 (4)
      ALUin2S <= "1100"; wait for 50 ns; --1100 (5)
      ALUin2S <= "1100"; wait for 50 ns; --1100 (6)
      ALUin2S <= "1100"; wait for 50 ns; --1100 (7)
      ALUin2S <= "1100"; wait for 50 ns; --1100 (8)
END PROCESS;
```

END;



## Πίνακας Λειτουργίας

ALUop	OP_5to0	ALUin1	ALUin2	ALUout1	Zero
00	001001	1100	1100	1000	0
01	001010	1100	1100	1000	0
10	100111	1100	1100	0000	1
10	100000	1100	1100	1000	0
10	100010	1100	1100	0000	0
10	100100	1100	1100	1100	0
10	100101	1100	1100	1100	0
10	101010	1100	1100	0000	1