

# Πανεπιστήμιο Δυτικής Αττικής Τμήμα Μηχανικών Πληροφορικής και Υπολογιστών Σχεδίαση Ψηφιακών Συστημάτων (ICE – 4005) Project\_MIPS \_2020 Γκούσαρης Κωνσταντίνος – 711171073 – cs171073@uniwa.gr

## 5: Register File

#### 5.1 register4.vhd

```
--MIPS Part 5
--Register 4bit
--27/05/2020, Konstantinos Gkousaris, 711171073, UniWA--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY register4 IS PORT (
d: IN STD LOGIC VECTOR(3 DOWNTO 0);
resetn, clk : IN STD LOGIC;
q : OUT STD LOGIC VECTOR(3 DOWNTO 0));
END register4;
ARCHITECTURE behavioral OF register4 IS
BEGIN
            PROCESS (resetn, clk)
            BEGIN
                  IF resetn = '0' THEN
                       q <= "0000";
            ELSIF rising edge(clk) THEN
                        q <= d;
            END IF;
            END PROCESS;
END behavioral;
```

#### 5.1 register4 testbench.vhd

```
--test bench code
--runs for 800ns

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY test_register4 IS

END test_register4;

ARCHITECTURE behavioral OF test_register4 IS

COMPONENT register4 PORT(


d: IN STD_LOGIC_VECTOR(3 DOWNTO 0);

resetn,clk: IN STD_LOGIC;

q: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));

END COMPONENT;
```

```
signal reset1 : STD LOGIC:='1';
signal clk1 : STD_LOGIC;
signal d1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
signal q1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
constant clk_period : time := 100 ns;
BEGIN
REG4: register4 PORT MAP (
             d \Rightarrow d1,
             q \Rightarrow q1,
             resetn => reset1,
             clk => clk1);
--process for clock
clk process : PROCESS
BEGIN
      clk1 <= '0';
      wait for clk_period/2;
      clk1 <= '1';
      wait for clk_period/2;
END PROCESS;
--process which controls the 'd' entry
simulation : PROCESS
BEGIN
      d1 <= "0010"; wait for 200 ns; --different entries every 200 ns
      d1 <= "1110"; wait for 200 ns;
      d1 <= "1010"; wait for 200 ns;
END PROCESS;
```



#### Πίνακας Λειτουργίας

END;

In	Out
0010	0010
1110	1110
1010	1010


#### 5.2 registerfile.vhd

```
--MIPS Part 5
--RegisterFile
--27/05/2020, Konstantinos Gkousaris, 711171073, UniWA--
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.numeric std.ALL;
ENTITY registerfile IS PORT (
      Datain : IN STD LOGIC VECTOR(3 downto 0);
      Addr : IN STD_LOGIC_VECTOR(2 downto 0);
      we : IN STD LOGIC;
      clk: IN STD LOGIC;
      Dataout : OUT STD_LOGIC_VECTOR(3 downto 0));
END registerfile;
ARCHITECTURE behavioral OF registerfile IS
TYPE regarray IS ARRAY(0 TO 7) OF STD LOGIC VECTOR(3 DOWNTO 0);
      SIGNAL registerfile: regArray;
      BEGIN
      PROCESS(clk)
      BEGIN
            IF (clk'event and clk='0') THEN
                 IF we='1' THEN
                        registerfile(to integer(unsigned(Addr))) <= Datain;</pre>
                  END IF;
                  Dataout <= registerfile(to integer(unsigned(Addr)));</pre>
      END PROCESS;
END;
```

### 5.2 registerfile testbench.vhd

```
--test bench code
--this test bench runs for 800 ns
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.numeric std.ALL;
ENTITY test registerfileMP IS
END test registerfileMP;
ARCHITECTURE behavioral OF test registerfileMP IS
      COMPONENT registerfile PORT(
            Datain : IN STD LOGIC VECTOR(3 downto 0);
            Addr : IN STD LOGIC VECTOR(2 downto 0);
            we : IN STD LOGIC;
            clk : IN STD LOGIC;
            Dataout : OUT STD LOGIC VECTOR(3 downto 0));
      END COMPONENT;
```

```
--component signals
      signal Datain1,Dataout1 : std logic vector(3 downto 0);
      signal Addr1 : std logic vector(2 downto 0);
      signal we1,clk1 : std logic;
      constant clk period : time := 100 ns;
BEGIN
      REGISTERFILE1 : registerfile PORT MAP (
            Datain=>Datain1,
            Addr=>Addr1,
            we=>we1,
            clk=>clk1,
            Dataout=>Dataout1);
      --process for clock
      clk process :PROCESS
      BEGIN
      clk1 <= '0';
      wait for clk period/2;
      clk1 <= '1';
      wait for clk period/2;
      END PROCESS;
      write_process : PROCESS
            we1 <= '1'; wait for 400 ns; --write for 400 ns
            we1 <= '0'; wait for 400 ns; --read for 400 ns
      END PROCESS;
      simulation : PROCESS
      BEGIN
            -- write this data in memory
            Datain1 <= "0101"; wait for 100 ns;</pre>
            Datain1 <= "1101"; wait for 100 ns;</pre>
            Datain1 <= "0010"; wait for 100 ns;</pre>
            Datain1 <= "1001"; wait for 100 ns;
            --after specific inputs reset the datain
            Datain1 <= "0000"; wait;</pre>
      END PROCESS;
      address process : PROCESS
      BEGIN
            --write the data on a specific address for 400ns
            addr1 <= "000"; wait for 100 ns;
      addr1 <= "001"; wait for 100 ns;
            addr1 <= "010"; wait for 100 ns;
            addr1 <= "011"; wait for 100 ns;
            --read the data from memory to check if writing process works good
            addr1 <= "000"; wait for 100 ns; addr1 <= "001"; wait for 100 ns;
            addr1 <= "010"; wait for 100 ns;
            addr1 <= "011"; wait for 100 ns;
      END PROCESS;
END;
```



# Πίνακας Λειτουργίας

Διεύθυνση	Λειτουργία(we)	Περιεχόμενα(DataIN)
000	1 (write)	0101
001	1 (write)	1101
010	1 (write)	0010
011	1 (write)	1001
000	0 (read)	0101
001	0 (read)	1101
010	0 (read)	0010
011	0 (read)	1001

# 5.3 registerfile full.vhd

```
Datain : IN STD LOGIC VECTOR(dw-1 downto 0);
                        rAddr1: IN STD_LOGIC_VECTOR(adrw-1 downto 0);
                        rAddr2: IN STD_LOGIC_VECTOR(adrw-1 downto 0);
                        wAddr : IN STD LOGIC VECTOR(adrw-1 downto 0);
                        we : IN STD LOGIC;
                        clk: IN STD LOGIC;
                        reset : IN STD LOGIC;
                        Dataout1 : OUT STD LOGIC VECTOR(dw-1 downto 0);
                        Dataout2 : OUT STD LOGIC VECTOR(dw-1 downto 0));
end registerfile full;
ARCHITECTURE behavioral OF registerfile full IS
TYPE regArray IS ARRAY(0 to size-1) OF std logic vector(dw-1 DOWNTO 0);
signal regfileb : regArray;
BEGIN
      PROCESS (clk)
      BEGIN
      IF reset= '1' THEN --reset entire circuit
            Dataout1 <= "0000" ;</pre>
           Dataout2 <= "0000";
      ELSIF (clk'event AND clk='0') then
            IF we='1' then
                  regfileb(to_integer(unsigned(wAddr))) <= Datain;</pre>
            END IF;
      END IF;
      Dataout1 <= regfileb(to integer(unsigned(rAddr1)));</pre>
      Dataout2 <= regfileb(to integer(unsigned(rAddr2)));</pre>
      END PROCESS;
END behavioral;
5.3 registerfile full testbench.vhd
--test bench code
-- this test bench runs for 1200ns
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.numeric std.ALL;
ENTITY test registerfilefull IS
END test registerfilefull;
ARCHITECTURE behavioral OF test registerfilefull IS
      --variables for generic to pass into component
      signal dw : natural := 4;
      signal size : natural := 4;
      signal adrw : natural := 2;
      COMPONENT registerfile full PORT(
            Datain: IN STD LOGIC VECTOR (dw-1 downto 0);
              rAddr1: IN STD LOGIC VECTOR(adrw-1 downto 0);
                rAddr2: IN STD LOGIC VECTOR (adrw-1 downto 0);
                wAddr : IN STD LOGIC VECTOR (adrw-1 downto 0);
                we : IN STD LOGIC;
                clk: IN STD LOGIC;
                reset : IN STD_LOGIC;
                Dataout1 : OUT STD LOGIC VECTOR (dw-1 downto 0);
              Dataout2: OUT STD LOGIC VECTOR(dw-1 downto 0));
      END COMPONENT;
```

```
--component signals
      signal A1,C1,B1 : std logic vector(4-1 downto 0);--dw
      signal rAddrla, rAddrlb, wAddrl: std logic vector(2-1 downto 0); --adrw
      signal we1,clk1, reset1 : std logic;
      constant clk period : time := 200 ns;
BEGIN --this test bench runs for 1200ns
      REGISTERFILE FULL1 : registerfile full PORT MAP (
            Datain => a1,
            rAddr1 => rAddr1a,
            rAddr2 => rAddr2b,
            wAddr => wAddr1,
            we => we1,
            reset => reset1,
            clk => clk1,
            Dataout1 => c1,
            Dataout2 \Rightarrow b1);
      --process for clock
      clk process : PROCESS
      BEGIN
            clk1 <= '0';
            wait for clk period/2;
            clk1 <= '1';
            wait for clk period/2;
      END PROCESS;
      write process : PROCESS
      BEGIN
            we1 <= '1'; wait for 800 ns; --write for 800 ns
            we1 <= '0'; wait for 400 ns; --read for 400 ns
      END PROCESS;
      simulation : PROCESS
      BEGIN
            a1 <= "0101"; wait for 200 ns; --different entries every 200ns
            a1 <= "1101"; wait for 200 ns;
            a1 <= "0010"; wait for 200 ns;
            a1 <= "1001"; wait for 200 ns;
      END PROCESS;
      write_address_process : PROCESS
      BEGIN
            wAddr1 <= "00"; wait for 200 ns; --change address every 200ns
            wAddr1 <= "01"; wait for 200 ns;
            wAddr1 <= "10"; wait for 200 ns;
            wAddr1 <= "11"; wait for 200 ns;
      END PROCESS;
      read1 address process : PROCESS
      BEGIN
            wait for 800 ns;
            rAddrla <= "00"; wait for 200 ns;
            rAddrla <= "10"; wait for 200 ns;
      END PROCESS;
      read2 address process : PROCESS
      BEGIN
            wait for 800 ns;
            rAddr2b <= "01"; wait for 200 ns;
            rAddr2b <= "10"; wait for 200 ns;
      END PROCESS;
```


```
reset_prosess : PROCESS
```

BEGIN

reset1 <= '0'; wait for 1200 ns;

END PROCESS;

END;



# Πίνακας Λειτουργίας

Λειτουργία	Διευθυνσή	WR	DR1	DR2
write	00	0101	XXXX	XXXX
write	01	1101	XXXX	XXXX
write	10	0010	XXXX	XXXX
write	11	1001	XXXX	xxxx
read	00 & 10	0101	0101	0010
read	01 & 10	1101	1101	0010