

# Πανεπιστήμιο Δυτικής Αττικής Τμήμα Μηχανικών Πληροφορικής και Υπολογιστών Σχεδίαση Ψηφιακών Συστημάτων (ICE – 4005) Project\_MIPS \_2020 Γκούσαρης Κωνσταντίνος – 711171073 – cs171073@uniwa.gr

# 3: Control Units, Sign Extender, Shifter

MemToReg

<= '1';

# 3.1 ControlUnit.vhd

```
--MIPS Part 3
--Control Unit
--15/06/2020, Konstantinos Gkousaris, 711171073, UniWA
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY Control IS PORT (
      OP 5to0 : IN STD LOGIC VECTOR (5 DOWNTO 0);
      RegDst, RegWrite, ALUSrc, Branch: OUT STD LOGIC;
      MemRead, MemWrite, MemtoReg : OUT STD LOGIC;
      ALU op: OUT STD LOGIC VECTOR(1 DOWNTO 0));
END Control;
--CONTROL UNIT MAPPING
--INSTRUCTION REGDST ALUSRC MEMTOREG REGWRITE MEMREAD MEMWRITE BRANCH ALUOP1 ALUOP2
     R
             1
                   0
                         0
                                  1
                                           0
                                                                   1
--
     L.W
              0
                    1
                            1
                                     1
                                             1
                                                    0
                                                             0
                                                                   0
                                                                         0
                                     0
                                                                   0
                                                                         0
--
     SW
              х
                     1
                            х
                                             0
                                                    1
                                                             0
              х
                     0
                            Х
                                     0
                                             0
                                                    0
                                                             1
                                                                   0
                                                                         1
    BEQ
--INSTRUCTION
                            -> 000.
-> 100011
--TYPE R
                 OPCODE
--LOAD WORD
                 OPCODE
                             -> 101011
--STORE WORD
                 OPCODE
--BRANCH EQUAL
                OPCODE
                              -> 000100
--ELSE
ARCHITECTURE behavioral OF Control IS
BEGIN
      PROCESS (Op 5to0)
      BEGIN
      IF (Op 5to0 = "000000") THEN --TYPE R, ADD, SUB, AND, OR
                     <= '1';
            ReqDst
                          <= '0';
            ALUsrc
                          <= '0';
            MemToReg
                          <= '1';
            RegWrite
                          <= '0';
            MemRead
                          <= '0';
            MemWrite
                          <= '0';
            Branch
           ALU_op(1) <= '1';
ALU_op(0) <= '0';
      ELSIF (Op_5to0 = "100011") THEN --LOAD WORD
            RegDst <= '0';
                          <= '1';
            ALUsrc
```

```
RegWrite <= '1';
MemRead <= '1';
MemWrite <= '0';
Branch <= '0';
ALU_op(1) <= '0';
ALU_op(0) <= '0';
                     ELSIF (Op_5to0 = "101011") THEN --STORE WORD
                                        ELSIF (Op 5to0 = "000100") THEN--BRANCH EQUAL

      (Op_5to0 = "000100")

      RegDst
      <= 'X';</td>

      ALUsrc
      <= '0';</td>

      MemToReg
      <= 'X';</td>

      RegWrite
      <= '0';</td>

      MemRead
      <= '0';</td>

      MemWrite
      <= '0';</td>

      Branch
      <= '1';</td>


      ALU_op(1)
      <= '0';</td>

      ALU_op(0)
      <= '1';</td>

                     ELSE
                                                                                                                                --EVERYTHING ELSE
                                        RegDst <= '0';
ALUsrc <= '0';
MemToReg <= '0';
RegWrite <= '0';
MemRead <= '0';
MemWrite <= '0';
Branch <= '0';
ALU_op(1) <= '0';
ALU_op(0) <= '0';
                     END IF;
                    END PROCESS;
END;
```

# 3.1 ControlUnit testbench.vhd

```
SIGNAL OP_5to0S : STD_LOGIC_VECTOR(5 DOWNTO 0);
      SIGNAL RegDstS, RegWriteS, ALUSrcS, BranchS, MemReadS, MemWriteS, MemtoRegS
                   : STD LOGIC;
      SIGNAL ALU opS : STD LOGIC VE(1 DOWNTO 0);
BEGIN
      TESTCONTROLUNIT1: Control PORT MAP (OP 5toOS,
                   RegDstS, RegWriteS, ALUSrcS, BranchS,
                   MemReadS, MemWriteS, MemtoRegS,
                   ALU_opS);
      simulation : PROCESS
      BEGIN
             OP 5to0s <= "000000"; wait for 100 ns;
             OP 5to0s <= "100011"; wait for 100 ns;
             OP_5to0s <= "101011"; wait for 100 ns;
OP_5to0s <= "000100"; wait for 100 ns;</pre>
      END PROCESS;
END;
```




# Πίνακας Λειτουργίας

Εντολή	RegDst	ALUSrc	MemToReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	AluOp2
R	1	0	0	1	0	0	0	1	0
LW	0	1	1	1	0	0	0	0	0
SW	X	1	X	0	1	0	0	0	0
BEQ	X	0	X	0	0	1	1	0	1

```
3.2 SignExtension.vhd
--MIPS Part 3
--SIGN EXTANSION
--15/06/2020, Konstantinos Gkousaris, 711171073, UniWA
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY SIGN Extension IS PORT (
      Insrt 15to0 : IN STD LOGIC VECTOR(15 DOWNTO 0);
      Sign extended: OUT STD LOGIC VECTOR(31 DOWNTO 0));
END SIGN Extension;
--code base on implementation "ΤΕΧΝΟΛΟΓΙΑ ΚΑΙ ΣΧΕΔΙΑΣΗ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ"
ARCHITECTURE signextend 1 OF SIGN Extension IS
      SIGNAL ones : STD LOGIC VECTOR(15 DOWNTO 0):= (OTHERS=>'1');
      SIGNAL zeros : STD LOGIC VECTOR(15 DOWNTO 0):= (OTHERS=>'0');
BEGIN
       Sign extended <= ones & Insrt 15to0 when Insrt 15to0(15) = '1'
       else
                    zeros & Insrt 15to0 when Insrt 15to0(15) = '0';
END;
3.2 SignExtension testbench.vhd
--test bench
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY test SignExtension IS
END test SignExtension;
```

```
ARCHITECTURE behavioral OF test SignExtension IS
COMPONENT SIGN Extension PORT (
      Insrt_15to0 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
      Sign extended: OUT STD LOGIC VECTOR(31 DOWNTO 0));
END COMPONENT;
      SIGNAL Insrt_15to0S : STD_LOGIC VECTOR(15 DOWNTO 0);
      SIGNAL Sign extendedS : STD LOGIC VECTOR(31 DOWNTO 0);
BEGIN
      SIGNEXTENSIONTEST : SIGN Extension PORT MAP (
            Insrt 15to0=> Insrt 15to0S,
            Sign extended =>Sign extendedS);
      sign extender process : PROCESS
      BEGIN
            Insrt 15to0S <= x"0010"; wait for 100 ns;</pre>
            Insrt_15to0S <= x"1001"; wait for 100 ns;</pre>
            Insrt 15to0S <= x"80A0"; wait for 100 ns;</pre>
      END PROCESS;
END;
```



# Πίνακας Λειτουργίας


Εισοδός Insrt_15to0	Εξοδός Sign_extended
0x0010	0x0000 0010
0x1001	0x0000 1001
0x80A0	0xFFFF 80A0

# 3.3 Shiftleft2.vhd

```
--MIPS Part 3
--LEFT SHIFTER '2'
--15/06/2020, Konstantinos Gkousaris, 711171073, UniWA
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.numeric std.all;
ENTITY shiftleft2 IS PORT (
      in1: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      d: OUT STD LOGIC VECTOR(31 DOWNTO 0));
END shiftleft2;
ARCHITECTURE behavioral OF shiftleft2 IS
--code base on implementation "ΤΕΧΝΟΛΟΓΙΑ ΚΑΙ ΣΧΕΔΙΑΣΗ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ"
   signal tmp : unsigned(31 DOWNTO 0);
   --put another signal if someone want to work with shift left higher than '2'
   --signal num : std_logic_vector(3 DOWNTO 0):= "0010";-- shift left 2
BEGIN
      tmp <= to unsigned(to integer(signed(in1)),tmp'length) sll 2;</pre>
            --to integer(signed(num));
       d <= std logic vector(to signed(to integer(tmp),d'length));</pre>
END behavioral;
```

# 3.3 Shiftleft2 testbench.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY test shiftleft2 IS
END test shiftleft2;
ARCHITECTURE behavioral OF test shiftleft2 IS
COMPONENT shiftleft2 IS PORT (
       in1: IN STD LOGIC VECTOR(31 DOWNTO 0);
       d: OUT STD LOGIC VECTOR(31 DOWNTO 0));
END COMPONENT;
       SIGNAL in1S, dS : STD LOGIC VECTOR(31 DOWNTO 0);
BEGIN
       TESTSHIFTLEFT2 : shiftleft2 PORT MAP (in1S,dS);
       simulation : PROCESS
       BEGIN
               in1S <= x"0000aaaf"; wait for 100 ns;
in1S <= x"0002aabc"; wait for 100 ns;
in1S <= x"ffffaaff"; wait for 100 ns;
in1S <= x"ffffabfc"; wait for 100 ns;</pre>
       END PROCESS;
END;
```



# \*Πίνακας Λειτουργίας

INPUT	OUTPUT
0x0000AAAF	0x0002AABC
0xFFFFAAFF	0x00015404
0x0002AABC	0x000AAAF0
0xFFFEABFC	0x00015010

\*Παρατηρείται Overflow, δεν παράγονται οι σωστές τιμές σύμφωνα με την εκφώνηση. Θεωρώ σωστές τις τιμές εξαιτίας του πεπερασμένου αριθμού θέσεων που περιεχέι ο std\_vector (32). Έγινε εκτέλεση παραπάνω παραδειγμάτων για να διαπιστωθεί η ορθότητά της παρατήρησης.