

# Αρχιτεκτονική Προηγμένων Υπολογιστών και Επιταχυντών

Σχεδίαση και προσομοίωση επιταχυντή υλικού με χρήση FPGA



Α. ΑΘΑΝΑΣΙΑΔΗΣ



ΤΜΗΜΑ ΗΛΕΚΤΡΟΛΟΓΩΝ ΜΗΧΑΝΙΚΩΝ  
& ΜΗΧΑΝΙΚΩΝ ΥΠΟΛΟΓΙΣΤΩΝ

ΑΡΙΣΤΟΤΕΛΕΙΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΘΕΣΣΑΛΟΝΙΚΗΣ

# HDL → HLS

---

- Παρελθόν → Επιταχυντές Υλικού (accelerators) σχεδιάζονταν κυρίως με τις γλώσσες περιγραφής υλικού (Hardware Description Languages - HDLs)
  - ✓ Verilog, VHDL
- Σήμερα → Σχεδιάζονται και με μεθόδους σύνθεσης υψηλού επιπέδου (High-Level Synthesis - HLS)
  - ✓ C, C++, SystemC


## Πλεονεκτήματα

- 👉 Μείωση του χρόνου ανάπτυξης
- 👉 Πολύ μεγάλη ευκολία διαχείρισης και μεταβολής της αρχικής σχεδίασης
- 👉 Καλή ποιότητα της παραγόμενης σχεδίασης

# Βήματα Σχεδίασης


- 1 Σχεδίαση (Design)
- 2 Προσομοίωση (Simulation)
- 3 Υλοποίηση σε πραγματικό Υλικό (π.χ. πλακέτα που περιλαμβάνει ένα FPGA SoC)

Υλοποίηση **εφαρμογής** (π.χ. σε C/C++/ OpenCL), η οποία τρέχει στο επεξεργαστικό σύστημα (Processing System - **PS**, δηλ. τη CPU) του FPGA SoC και **καλεί τον επιταχυντή** που έχει υλοποιηθεί στο τμήμα προγραμματιζόμενης λογικής (Programmable Logic - **PL**, δηλ. το FPGA) του FPGA SoC.




Αρχιτεκτονική Xilinx Alveo U200

# Διαδικασία εκτέλεσης της εφαρμογής



## Step 1. Project Creation

---



# Design under consideration

$$(AB)_{ij} = \sum_{k=1}^m A_{ik} B_{kj}$$

```
1  typedef int input_type;
2
3  //Array size to access
4  #define DATA_SIZE 128
5
6  void mult_hw(input_type in1[DATA_SIZE][DATA_SIZE],
7  input_type in2[DATA_SIZE][DATA_SIZE],
8  int out[DATA_SIZE][DATA_SIZE], int dim)
9  {
10
11     //loop tripcount constant
12     const int c_size = DATA_SIZE;
13
14     for (int i = 0 ; i < dim ; i++){
15         #pragma HLS loop_tripcount min=c_size max=c_size
16
17         for(int j = 0; j < dim; j++){
18             #pragma HLS loop_tripcount min=c_size max=c_size
19             int result = 0;
20             for(int k = 0; k < DATA_SIZE; k++){
21                 result += in1[i][k] * in2[k][j];
22             }
23             out[i][j] = result;
24         }
25     }
26 }
```


Design (source code)

```
1  int main(int argc, char** argv)
2  {
3      //Launch the software solution
4      mult_sw( in1, in2, sw_result, dim);
5
6      //Launch the Hardware solution
7      mult_hw( in1, in2, hw_result, dim);
8
9      //Compare the results of hardware to the software
10     bool match = true;
11     for(int i=0; i< dim; i++){
12         for(int j=0; j< dim; j++){
13             if( sw_result[i][j] != hw_result[i][j] ){
14                 std::cout << "Results Mismatch on " << "Row:" << i << "Col:" << j;
15                 std::cout << "CPU output:" << sw_result[i][j] <<
16                 "\t Hardware output:" << hw_result[i][j] << std::endl;
17                 match = false;
18                 break;
19             }
20         }
21     }
22
23     std::cout << " TEST " << (match? "PASSED": "FAILED") << std::endl;
24     return(match? EXIT_SUCCESS: EXIT_FAILURE);
25 }
```

Testbench

## Step 2. Run C-Simulation

---



```
Console  Errors  Warnings
Vivado HLS Console
Starting C simulation ...
C:/Xilinx/Vivado/2018.2/bin/vivado_hls.bat C:/Users/tampn/HY1901_mult/solution1/csim.tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'tampn' on host 'desktop-8ssem43' (Windows NT_amd64 version 6.2) on Wed Dec 04 22:36:08 +0200 2019
INFO: [HLS 200-10] In directory 'C:/Users/tampn'
INFO: [HLS 200-10] Opening project 'C:/Users/tampn/HY1901_mult'.
INFO: [HLS 200-10] Opening solution 'C:/Users/tampn/HY1901_mult/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SIM 211-2] ***** CSIM start *****
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
    Compiling ../../../../main.cpp in debug mode
    Compiling ../../../../mult_hw.cpp in debug mode
    Generating csim.exe
TEST PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] ***** CSIM finish *****
Finished C simulation.
```

# Step 3. Design Synthesis

**General Information**

Date:

Wed Oct 11 12:16:50 2023

Version:

2022.2 (Build 3670227 on Oct 13 2022)

Project:

lab1

Solution:

solution1 (Vivado IP Flow Target)

Product family:

virtexuplus

Target device:

xcu200-fsgd2104-2-e

**Performance Estimates**

Timing

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	6.945 ns	2.70 ns

Latency

Summary


Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
2097156	2097156	20.972 ms	20.972 ms	2097157	2097157	no

Utilization Estimates					
Summary					
Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	-	-	-
FIFO	-	-	-	-	-
Instance	-	7	263	1987	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	20	-
Register	-	-	107	-	-
Total	0	7	370	2007	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	0	~0	~0	~0	0
Utilization SLR (%)	0	~0	~0	~0	0





## Step 4. Run C/RTL Co-Simulation




### Result

RTL	Status	Latency			Interval		
		min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	4227329	4227329	4227329	NA	NA	NA

```
$finish called at time : 42273475 ns: File "C:/Users/tampn/HY1901_mult/solution1/sim/verilog/mu
run: Time (s): cpu = 00:00:45 , elapsed = 00:15:17 . Memory (MB): peak = 213.172 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 4 23:22:06 2019...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Finished C/RTL cosimulation.]
```

# Step 5. Optimizing the Design (Loop Unrolling)



## Step 5. Optimizing the Design (Loop Unrolling)

```
1  typedef int input_type;
2
3  //Array size to access
4  #define DATA_SIZE 128
5
6  void mult_hw(input_type in1[DATA_SIZE][DATA_SIZE],
7             input_type in2[DATA_SIZE][DATA_SIZE],
8             int out[DATA_SIZE][DATA_SIZE], int dim){
9
10     #pragma HLS ARRAY_PARTITION variable=in1 cyclic factor=64 dim=2
11     #pragma HLS ARRAY_PARTITION variable=in2 cyclic factor=64 dim=1
12
13     //loop tripcount constant
14     const int c_size = DATA_SIZE;
15
16     for (int i = 0 ; i < dim ; i++){
17         #pragma HLS loop_tripcount min=c_size max=c_size
18         for(int j = 0; j < dim; j++){
19             #pragma HLS loop_tripcount min=c_size max=c_size
20             int result = 0;
21             for(int k = 0; k < DATA_SIZE; k++){
22                 #pragma HLS unroll factor=128
23                 result += in1[i][k] * in2[k][j];
24             }
25             out[i][j] = result;
26         }
27     }
28 }
```


```
$finish called at time : 494275 ns: File "C:/Users/tampn/new_lab/solution
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 31 14:35:19 2020...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is gre
Finished C/RTL cosimulation.
```

(128\*128\*3)

### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	384	0	6785	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	51	-
Register	-	-	1148	-	-
Total	0	384	1148	6836	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	0	5	~0	~0	0
Utilization SLR (%)	0	16	~0	1	0

# Step 5. Optimizing the Design (Loop Pipelining)



## Step 5. Optimizing the Design (Loop Pipelining)

```
1  typedef int input_type;
2
3  //Array size to access
4  #define DATA_SIZE 128
5
6  void mult_hw(input_type in1[DATA_SIZE][DATA_SIZE],
7             input_type in2[DATA_SIZE][DATA_SIZE],
8             int out[DATA_SIZE][DATA_SIZE], int dim){
9
10     #pragma HLS ARRAY_PARTITION variable=in1 cyclic factor=64 dim=2
11     #pragma HLS ARRAY_PARTITION variable=in2 cyclic factor=64 dim=1
12
13     //loop tripcount constant
14     const int c_size = DATA_SIZE;
15
16     for (int i = 0 ; i < dim ; i++){
17         #pragma HLS loop_tripcount min=c_size max=c_size
18         for(int j = 0; j < dim; j++){
19             #pragma HLS loop_tripcount min=c_size max=c_size
20             #pragma HLS PIPELINE II=1
21             int result = 0;
22             for(int k = 0; k < DATA_SIZE; k++){
23                 result += in1[i][k] * in2[k][j];
24             }
25             out[i][j] = result;
26         }
27     }
28 }
```

\$finish called at time : 164055 ns: File "C:/Users/tampn/new\_lab/sol  
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): pea  
## quit  
INFO: [Common 17-206] Exiting xsim at Sat Oct 31 14:41:51 2020...  
INFO: [COSIM 212-316] Starting C post checking ...  
TEST PASSED  
INFO: [COSIM 212-1000] \*\*\* C/RTL co-simulation finished: PASS \*\*\*  
INFO: [COSIM 212-211] II is measurable only when transaction number i  
Finished C/RTL cosimulation.

### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	516	0	6945	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	75	-
Register	-	-	996	-	-
Total	0	516	996	7020	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	0	7	~0	~0	0
Utilization SLR (%)	0	22	~0	1	0

## Step 5. Optimizing the Design (Arbitrary bit-widths)

```
1  #define uint8 ap_int<8>
2  typedef uint8 input_type;
3
4  //Array size to access
5  #define DATA_SIZE 128
6
7  void mult_hw(input_type in1[DATA_SIZE][DATA_SIZE],
8             input_type in2[DATA_SIZE][DATA_SIZE],
9             int out[DATA_SIZE][DATA_SIZE], int dim){
10
11     #pragma HLS ARRAY_PARTITION variable=in1 cyclic factor=64 dim=2
12     #pragma HLS ARRAY_PARTITION variable=in2 cyclic factor=64 dim=1
13
14     //loop tripcount constant
15     const int c_size = DATA_SIZE;
16
17     for (int i = 0 ; i < dim ; i++){
18         #pragma HLS loop_tripcount min=c_size max=c_size
19         for(int j = 0; j < dim; j++){
20             #pragma HLS loop_tripcount min=c_size max=c_size
21             #pragma HLS PIPELINE II=1
22             int result = 0;
23             for(int k = 0; k < DATA_SIZE; k++){
24                 result += in1[i][k] * in2[k][j];
25             }
26             out[i][j] = result;
27         }
28     }
29 }
```

```
$finish called at time 164055 ns: File "C:/Users/tampn/new_lab/so
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): pe
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 31 14:45:57 2020...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number
Finished C/RTL cosimulation.
```

### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	64	-	-	-
Expression	-	4	0	4072	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	75	-
Register	-	-	1476	-	-
Total	0	68	1476	4147	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	0	~0	~0	~0	0
Utilization SLR (%)	0	2	~0	1	0

## Step 5. Optimizing the Design (BRAMs)

```
1  #define uint8 ap_int<8>
2  typedef uint8 input_type;
3
4  //Array size to access
5  #define DATA_SIZE 128
6
7  void mult_hw(input_type in1[DATA_SIZE][DATA_SIZE],
8             input_type in2[DATA_SIZE][DATA_SIZE],
9             int out[DATA_SIZE][DATA_SIZE], int dim){
10
11  //loop tripcount constant
12  const int c_size = DATA_SIZE;
13
14  input_type BRAM_in1[DATA_SIZE][DATA_SIZE];
15  input_type BRAM_in2[DATA_SIZE][DATA_SIZE];
16
17  #pragma HLS ARRAY_PARTITION variable=BRAM_in1 cyclic factor=64 dim=2
18  #pragma HLS ARRAY_PARTITION variable=BRAM_in2 cyclic factor=64 dim=1
19
20  for (int i = 0 ; i < dim ; i++){
21  #pragma HLS loop_tripcount min=c_size max=c_size
22      for(int j = 0; j < dim; j++){
23  #pragma HLS loop_tripcount min=c_size max=c_size
24  #pragma HLS PIPELINE II=1
25          BRAM_in1[i][j] = in1[i][j];
26          BRAM_in2[i][j] = in2[i][j];
27      }
28  }
```

```
29  for (int i = 0 ; i < dim ; i++){
30  #pragma HLS loop_tripcount min=c_size max=c_size
31      for(int j = 0; j < dim; j++){
32  #pragma HLS loop_tripcount min=c_size max=c_size
33  #pragma HLS PIPELINE II=1
34          int result = 0;
35          for(int k = 0; k < DATA_SIZE; k++){
36              result += BRAM_in1[i][k] * BRAM_in2[k][j];
37          }
38          out[i][j] = result;
39      }
40  }
41  }
```

### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	64	-	-	-
Expression	-	4	0	4478	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	128	-	0	0	0
Multiplexer	-	-	-	2058	-
Register	-	-	1671	-	-
Total	128	68	1671	6536	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	2	~0	~0	~0	0
Utilization SLR (%)	8	2	~0	1	0

\$finish called at time : 327915 ns