Laboratório de Sistemas Digitais Aula Teórico-Prática 12

Ano Letivo 2024/25

As construções "for...generate" e "if...generate" em VHDL

Atributos pré-definidos em VHDL



Conteúdo

- A construção for...generate de VHDL para replicação de circuitos lógicos
 - Exemplos com
 - Instanciação de entidades
 - Atribuições concurrentes (condicionais)
 - Processos
- Atributos pré-definidos em VHDL

A Construção **for...generate** de VHDL para Replicação de Hardware – Ciclo Estrutural

A construção **for**...**generate** deve ser escrita no corpo de uma arquitetura (e fora de processos!)

Também pode ser escrita na forma:

label : for <index> in <KMAX> downto <KMIN>

A Construção **for...generate** de VHDL Exemplo de Motivação

A₃ B₃

1-bit

Full

Adder

A2 B2

1-bit

Full

Aı Bı

1-bit

Full

Adder C2 Adder C1

Bo

1-bit

Full

Adder

- Somador de 4 bits (guião prático 3)
- Construído com 4 somadores completos de 1 bit em cascata
- Esqueleto do somador completo (retirado do guião)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FullAdder is
    port(a, b, cin : in std_logic;
        s, cout : out std_logic);
end FullAdder;


architecture Behavioral of FullAdder is
begin
    -- Especifique aqui as equações lógicas para as saídas "s" e "cout"
end Behavioral;
```

Figura 2 – Esqueleto do código VHDL da entidade **FullAdder** e respetiva arquitetura **Behavioral**.



Código Completo de Somador Completo de 1 bit


```
Text Editor - C:/Users/asroliveira/CloudStation/LSDig2017/SlidesTP/Gen...
File Edit View Project Processing Tools Window
                                                    Search altera.com
      66 ♂ □ □ □ □ □ □ □
      library IEEE;
      use IEEE.STD_LOGIC_1164.all;
 4
5
6
7
     ⊟entity FullAdder is
           port(a, b, cin : in std_logic;
                 s, cout : out std_logic);
      end FullAdder;
 9
     □architecture Behavioral of FullAdder is
10
     ⊟begin
11
               <= a xor b xor cin;
12
          cout <= (a and b) or (a and cin) or (b and cin);
     Lend Behavioral:
14
                                                        100%
                                                              00:00:22
```



A Construção **for...generate** de VHDL Exemplo de Motivação

Esqueleto do somador de 4 bits – cascata (retirado do guião)

```
-- Inclua as bibliotecas e os pacotes necessários
entity Adder4 is
    port(a, b : in std logic vector(3 downto 0);
         cin : in std logic;
              : out std logic vector(3 downto 0);
         cout : out std logic);
end Adder4;
architecture Structural of Adder4 is
    -- Declare um sinal interno (carryOut) do tipo std logic vector (de
    -- C bits) que interligará os bits de carry dos somadores entre si
begin
    bit0: entity work.FullAdder(Behavioral)
                      => a(0),
        port map(a
                       => b(0),
                  cin => cin,
                       => s(0),
                  cout => carryOut(0));
    -- complete para os restantes bits (1 a 3)
end Structural:
```



tivesse 64 bits?


E se fosse
parametrizável
(estaticamente /
em compile time)?


E se o somador


Figura 4 – Esqueleto do código VHDL da entidade Adder4 e arquitetura Structural.



Instanciação de 4 Somadores Completos de 1 bit com **for**...**generate**









Construção de um Somador Parametrizável de N bits com **for**...**generate**

```
💠 Text Editor - C:/Users/asroliveira/CloudStation/LSDig2017/SlidesTP/Generate... 🗖 🗖
   Edit View Project Processing Tools Window
                                                       Search altera.com
      library IEEE;
      use IEÉE.STD_LOGIC_1164.all;
    ⊟entity AdderN is
          generic(N : integer := 8);
          port(a, b : in std_logic_vector(N-1 downto 0);
               cin : in std_logic;
 8
                     : out std_logic_vector(N-1 downto 0);
9
10
               cout : out std_logic):
      end AdderN;
11
12
     ⊟architecture Structural of AdderN is
13
14
          signal s_carry : std_logic_vector(N downto 0);
15
16
    ⊟begin
17
          s_{carry(0)} \le cin;
18
19
          adder_loop : for i in 0 to (N-1) generate
20
             cell: entity work.FullAdder(Behavioral)
21
               port map(a
                               => a(i),
22
                               => b(i),
23
                          cin => s_{carry}(i),
24
                                => s(i).
25
                          cout => s_carry(i+1)):
26
          end generate;
27
28
          cout \leq s_carry(N):
     <sup>L</sup>end Structural;
30
              Ln 1 Col 1
                               VHDL File
                                                           100%
                                                                  00:00:21
```




Exemplo de **for...generate** com uma Atribuição Condicional


• Descodificador binário de $N\rightarrow 2^N$ bits, com N parametrizável



Exemplo de **for...generate** com um Processo

Descodificador binário de N→2^N bits, com N parametrizável





Exemplo da Construção if...generate de VHDL

```
entity AdderN is
   generic ( N : positive := 4);
   port (a, b : in std logic vector(N-1 downto 0);
         cin : in std logic;
          s : out std logic vector(N-1 downto 0);
         cout : out std logic);
end AdderN;
architecture Structural of AdderN is
   signal s carry : std logic vector(N-1 downto 1);
begin
   adder: for i in 0 to N-1 generate
   begin
   adder cell: if i = N-1 generate -- most-significant cell
                   add bit: entity work.FullAdder(Behavioral)
                   port map (a \Rightarrow a(i), b \Rightarrow b(i), s \Rightarrow s(i), cin \Rightarrow s carry(N-1), cout \Rightarrow cout);
                elsif i = 0 generate -- least-significant cell
                    add bit: entity work.FullAdder(Behavioral)
                   port map (a => a(i), b => b(i), s => s(i), cin => cin, cout => s carry(i+1));
                else generate -- middle cell
                    add bit: entity work.FullAdder(Behavioral)
                   port map (a \Rightarrow a(i), b \Rightarrow b(i), s \Rightarrow s(i), cin \Rightarrow s carry(i), cout \Rightarrow s carry(i+1));
   end generate adder cell;
   end generate adder;
end Structural;
```

Atributos Pré-definidos em VHDL

- Permitem testar condições e obter informação sobre tipos e objetos (arrays, sinais, portos, etc.) durante a simulação e a síntese de um modelo VHDL
- Vamos considerar apenas um pequeno subconjunto dos definidos na linguagem

Atributo aplicável a sinais e portos

- SIGID 'event Event on signal
 - Exemplo: if (clk'event and clk = '1')



Atributos Aplicáveis a Tipos em VHDL

Úteis para escrever código mais flexível

TYPID'left

TYPID'right

TYPID'high

TYPID'low

TYPID'pos (expr)

TYPID'val(expr)

Left bound value

Right-bound value

Upper-bound value

Lower-bound value

Position within type

Value at position



Exemplos de Atributos Aplicáveis a Tipos em VHDL

```
integer'left = -2147483648
integer'right = 2147483647
integer'high = 2147483647
integer'low = -2147483648
integer'pos(0) = 0
integer'val(0) = 0
Considerando as declarações:
type std ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
subtype std logic is resolved std ulogic;
std logic'left = 'U'
std_logic'right = '-'
std_logic'high = '-'
std logic'low = 'U'
std logic'pos('X') = 1 (valor inteiro)
std logic'val(4) = 'Z'
```

Atributos Aplicáveis a Arrays em VHDL

Úteis também para escrever código mais flexível

```
ARYID[nth]'left

ARYID[nth]'right

ARYID[nth]'high

ARYID[nth]'low

ARYID[nth]'range

ARYID[nth]'reverse_range

ARYID[nth]'length
```

```
Left-bound of [nth] index
Right-bound of [nth] index
Upper-bound of [nth] index
Lower-bound of [nth] index
'left down/to 'right
'right down/to 'left
Length of [nth] dimension
```



Exemplos de Atributos Aplicáveis a Arrays em VHDL

Considerando as declarações:

```
subtype TDataWord is std logic vector(7 downto 0);
type TMemory is array (0 to 31) of TDataWord;
 signal s memory : TMemory;
                                                       = 7
                                 s memory(0)'left
 signal s data : TDataWord;
                                 s memory(0)'right
                                                       = 0
                                 s memory(0)'high = 7
            = 0
                                 s memory(0)'low
                                                       = 0
s memory'left
s memory'right = 31
                                 s memory(0) range = (7 downto 0)
s memory'high
                 = 31
                                 s memory(0)'reverse range = (0 to 7)
s memory'low
                                 s memory(0)'length = 8
s memory'range = (0 to 31)
s memory'reverse range = (31 downto 0)
s memory'length = 32
                                 s data'left
                                 s data'right
                                                   = 0
                                 s data'high
                                                  = 7
                                 s data'low
                                                  = 0
                                 s data'range = (7 downto 0)
                                 s data'reverse range = (0 to 7)
                                 s data'length
                                                   = 8
```



VHDL QUICK REFERENCE CARD

Revision 2.2

Grouping [] Optional {} Repeated Alternative As is CAPS User Identifier bold italic VHDL-1993

1. LIBRARY UNITS

```
[{use clause}]
entity ID is
  [generic ({ID: TYPEID [:= expr];});]
  [port ({ID : in | out | inout TYPEID [:= expr];});]
  [{declaration}]
[begin
  {parallel statement}]
end [entity] ENTITYID;
[{use clause}]
architecture ID of ENTITYID is
  [{declaration}]
beain
  [{parallel statement}]
end [architecture] ARCHID;
[{use clause}]
```

```
package ID is
 [{declaration}]
end [package] PACKID;
[{use_clause}]
package body ID is
 [{declaration}]
end [package body] PACKID;
[{use clause}]
configuration ID of ENTITYID is
for ARCHID
 [{block_config | comp_config}]
end for;
end [configuration] CONFID;
use_clause::=
 library ID;
 [{use LIBID.PKGID[. all | DECLID];}]
```

block config::=

```
for LABELID
     [{block config | comp config}]
 end for:
comp config::=
 for all | LABELID : COMPID
    (use entity [LIBID.]ENTITYID [( ARCHID )]
       [[generic map ( {GENID => expr ,} )]
        port map ({PORTID => SIGID | expr ,})];
    [for ARCHID
       [{block_config | comp_config}]
    end for;]
    end for;) |
    (use configuration [LIBID.]CONFID
       [[generic map ({GENID => expr,})]
       port map ({PORTID => SIGID | expr,})];)
 end for:
```

2. DECLARATIONS

```
2.1. Type declarations
 type ID is ( {ID,} );
 type ID is range number downto | to number;
 type ID is array ( {range | TYPEID ,}) of TYPEID;
 type ID is record
   {ID: TYPEID;}
 end record;
 type ID is access TYPEID:
 type ID is file of TYPEID;
 subtype ID is SCALARTYPID range range;
 subtype ID is ARRAYTYPID( {range,});
 subtype ID is RESOLVFCTID TYPEID;
 range ::=
   (integer | ENUMID to | downto integer | ENUMID) |
   (OBJID'[reverse_]range) | (TYPEID range <>)
2.2. OTHER DECLARATIONS
 constant ID: TYPEID:= expr:
 [shared] variable ID: TYPEID [:= expr]:
 signal ID : TYPEID [:= expr];
 file ID: TYPEID (is in | out string;) |
   (open read mode | write mode |
    append_mode is string;)
 alias ID: TYPEID is OBJID;
 attribute ID: TYPEID:
 attribute ATTRID of OBJID | others | all : class is expr;
 class ::=
   entity | architecture | configuration |
   procedure | function | package | type |
   subtype | constant | signal | variable |
```

```
component ID [is]
  [generic ( {ID : TYPEID [:= expr];} );]
 [port ({ID : in | out | inout TYPEID [:= expr];});]
end component [COMPID];
[impure | pure] function ID
 [( {[constant | variable | signal | file] ID :
   [in]TYPEID [:= expr];})]
 return TYPEID [is
begin
  {sequential_statement}
end [function] ID];
procedure ID[({[constant | variable | signal] ID :
              in | out | inout TYPEID [:= expr];})]
is begin
 [{sequential statement}]
end [procedure] ID];
for LABELID | others | all : COMPID use
  (entity [LIBID.]ENTITYID [( ARCHID )]) |
 (configuration [LIBID.]CONFID)
    [[generic map ( {GENID => expr,} )]
     port map ( {PORTID => SIGID | expr,} )];
```

(relation and relation) | (relation nand relation) | (relation or relation) | (relation nor relation) | (relation **xor** relation) | (relation **xnor** relation) relation ::= shexpr [relop shexpr] shexpr ::= sexpr [shop sexpr] [+|-] term {addop term} sexpr ::= term ::= factor (mulop factor) factor ::= (prim [** prim]) | (**abs** prim) | (**not** prim)

3. EXPRESSIONS

expression ::=

prim ::=

| OBJID(range) | ({[choice [{| choice}] =>] expr,}) | FCTID({[PARID =>] expr,}) | TYPEID'(expr) | TYPEID(expr) | new TYPEID['(expr)] | (expr)

literal | OBJID | OBJID'ATTRID | OBJID({expr,})

choice ::= sexpr | range | RECFID | others

3.1. OPERATORS, INCREASING PRECEDENCE

```
logop
            and | or | xor | nand | nor | xnor
           = | /= | < | <= | > | >=
relop
shop
            sll | srl | sla | sra | rol | ror
           + | - | &
addop
mulop
           * | / | mod | rem
           ** | abs | not
```

1995-2000 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information

component | label

```
4. SEQUENTIAL STATEMENTS
   wait [on {SIGID,}] [until expr] [for time];
    assert expr
     [report string]
     [severity note | warning | error | failure];
    report string
      [severity note | warning | error | failure];
    SIGID <= [transport] | [[reject TIME] inertial]
              {expr [after time],};
   VARID := expr;
    PROCEDUREID[({[PARID =>] expr,})];
   [LABEL:] if expr then
      {sequential statement}
    [{elsif expr then
     {sequential statement}}]
     {sequential statement}]
    end if [LABEL];
    [LABEL:] case expr is
   {when choice [{| choice}] =>
     {sequential statement}}
   end case [LABEL];
    [LABEL:] [while expr] loop
```

```
{sequential statement}
end loop [LABEL];
[LABEL:] for ID in range loop
 {sequential statement}
end loop [LABEL];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
```

5. PARALLEL STATEMENTS

return [expression];

null;

```
LABEL: block [is]
 [generic ( {ID : TYPEID;} );
     [generic map ( {[GENID =>] expr,} );]]
 [port ( {ID : in | out | inout TYPEID } );
    [port map ( {[PORTID =>] SIGID | expr,} )];]
 [{declaration}]
begin
 [{parallel statement}]
end block [LABEL];
[LABEL:] [postponed] process [( {SIGID,} )]
 [{declaration}]
begin
 [{sequential statement}]
end [postponed] process [LABEL];
```

```
[LABEL:] [postponed] assert expr
 [report string]
 [severity note | warning | error | failure];
[LABEL:] [postponed] SIGID <=
 [transport] | [[reject TIME] inertial]
 [{{expr [after TIME,]} | unaffected when expr else}]
 {expr [after TIME,]} | unaffected;
[LABEL:] [postponed] with expr select
 SIGID <= [transport] | [[reject TIME] inertial]
     {{expr [after TIME,]} | unaffected
        when choice [{| choice}]}:
LABEL: COMPID
     [[generic map ( {GENID => expr,} )]
     port map ( {[PORTID =>] SIGID | expr,} )];
LABEL: entity [LIBID.]ENTITYID [(ARCHID)]
     [[generic map ( {GENID => expr,} )]
     port map ( {[PORTID =>] SIGID | expr,} )];
LABEL: configuration [LIBID.]CONFID
     [[generic map ( {GENID => expr,} )]
     port map ( {[PORTID =>] SIGID | expr,} )];
LABEL: if expr generate
 [{parallel statement}]
end generate [LABEL];
LABEL: for ID in range generate
```

end generate [LABEL]; 6. PREDEFINED ATTRIBUTES

[{parallel_statement}]

TYPID'base	Base type
TYPID'left	Left bound value
TYPID'right	Right-bound value
TYPID'high	Upper-bound value
TYPID' low	Lower-bound value
TYPID'pos(expr)	Position within type
TYPID'val(expr)	Value at position
TYPID' succ(expr)	Next value in order
TYPID' pred(expr)	Previous value in order
TYPID'leftof(expr)	Value to the left in order
TYPID'rightof(expr)	Value to the right in order
TYPID' ascending	Ascending type predicate
TYPID' image(expr)	String image of value
TYPID'value(string)	Value of string image
ARYID'left[(expr)]	Left-bound of [nth] index
ARYID'right[(expr)]	Right-bound of [nth] index
ARYID'high[(expr)]	Upper-bound of [nth] index
ARYID'low[(expr)]	Lower-bound of [nth] index
ARYID'range[(expr)]	'left down/to 'right
ARYID'reverse_range[(expr)] 'right down/to 'left
ARYID'length[(expr)]	Length of [nth] dimension
ARYID'ascending[(expr)] 'right >= 'left ?
SIGID'delayed[(TIME)]	Delayed copy of signal
SIGID'stable[(TIME)]	Signals event on signal
SIGID'quiet[(TIME)]	Signals activity on signal
SIGID'transaction	Toggles if signal active

```
SIGID'event
                        Event on signal?
SIGID'active
                        Activity on signal?
SIGID'last_event
                        Time since last event
SIGID'last_active
                        Time since last active
SIGID'last_value
                        Value before last event
SIGID'driving
                        Active driver predicate
SIGID'driving_value
                        Value of driver
OBJID'simple name
                        Name of object
OBJID'instance name
                        Pathname of object
OBJID'path name
                        Pathname to object
```

7. PREDEFINED TYPES

```
BOOLEAN
                          True or false
INTEGER
                          32 or 64 bits
NATURAL
                          Integers >= 0
POSITIVE
                          Integers > 0
REAL
                          Floating-point
BIT
                          '0'. '1'
BIT_VECTOR(NATURAL)
                          Array of bits
                          7-bit ASCII
CHARACTER
STRING(POSITIVE)
                          Array of characters
TIME
                          hr, min, sec, ms,
                          us, ns, ps, fs
DELAY LENGTH
                          Time >= 0
```

8. Predefined functions

NOW Returns current simulation time **DEALLOCATE**(ACCESSTYPOBJ) Deallocate dynamic object FILE_OPEN([status], FILEID, string, mode) Open file FILE_CLOSE(FILEID) Close file

9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric } decimal literal ::=integer [. integer] [E[+|-] integer] based literal ::= integer # hexint [. hexint] # [E[+|-] integer] bit string literal ::= B|O|X " hexint " comment ::= -- comment text

© 1995-2000 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation

Elite Training / Consulting in Reuse and Methodology

Phone: +1-503-670-7200 FAX: +1-503-670-0809 E-mail: info@qualis.com com Web:www.qualis.com

Also available: 1164 Packages Quick Reference Card Verilog HDL Quick Reference Card

[LBL:] [postponed] PROCID({[PARID =>] expr,});



1164 PACKAGES QUICK REFERENCE CARD

Pavision 2.2

	Revisi	on 2.2	
()	Grouping	[]	Optional
{}	Repeated		Alternative
bold	As is	CAPS	User Identifier
italic	VHDL-93	С	commutative
b	::= BIT		
bv	::= BIT_VECTOR	1	
u/l	::= STD_ULOGIC	C/STD_LOG	IC
uv	::= STD_ULOGIC	_VECTOR	
lv	::= STD_LOGIC_	VECTOR	
un	::= UNSIGNED		
sg	::= SIGNED		
in	::= INTEGER		
na	::= NATURAL		
sm	::= SMALL INT (subtype INTE	GER range 0 to 1)

1.IEEE's STD_LOGIC_1164

1.1 LOGIC VALUES

'U' Uninitialized
'X'/'W' Strong/Weak unknown
'0'/'L' Strong/Weak 0
'1'/'H' Strong/Weak 1
'Z' High Impedance
'-' Don't care

1.2 PREDEFINED TYPES

STD_ULOGIC Base type Subtypes:

 STD_LOGIC
 Resolved STD_ULOGIC

 X01
 Resolved X, 0 & 1

 X01Z
 Resolved X, 0, 1 & Z

 UX01
 Resolved U, X, 0 & 1

 UX01Z
 Resolved U, X, 0, 1 & Z

STD_ULOGIC_VECTOR(na to | downto na)

Array of STD_ULOGIC

STD_LOGIC_VECTOR(na to | downto na)

Array of STD LOGIC

1.3 OVERLOADED OPERATORS

Description	Left	Operator	Right	
bitwise-and	u/l,uv,lv	and, nand	u/l,uv,lv	
bitwise-or	u/l,uv,lv	or, nor	u/l,uv,lv	
bitwise-xor	u/l,uv,lv	xor, xnor	u/l,uv,lv	
bitwise-not		not	u/l,uv,lv	

1.4 Conversion Functions

Fro	m To	Function
u/l	b	TO_BIT(from[, xmap])
uv,l	v bv	TO_BITVECTOR(from[, xmap])
b	u/l	TO_STDULOGIC(from)
bv, u	ıv lv	TO_STDLOGICVECTOR(from)
bv,l	v uv	TO_STDULOGICVECTOR(from)

2.IEEE'S NUMERIC_STD

2.1 PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of STD_LOGIC
SIGNED(na to | downto na) Array of STD_LOGIC
Array of STD_LOGIC

2.2 OVERLOADED OPERATORS

Left	Op	Right	Return
	abs	sg	sg
	-	sg	sg
un	+,-,*,/,rem,mod	un	un
sg	+,-,*,/,rem,mod	sg	sg
un	+,-,*,/,rem,mod _c	na	un
sg	+,-,*,/,rem,mod _c	in	sg
un	<,>,<=,>=,=,/=	un	bool
sg	<,>,<=,>=,=,/=	sg	bool
un	<,>,<=,>=,=,/= _c	na	bool
sg	<,>,<=,>=,=,/= _c	in	bool

2.3 PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
ROTATE_LEFT(sg, na)	sg
ROTATE_RIGHT(sg, na)	sg
RESIZE(sg, na)	sg
RESIZE(un, na)	un
STD_MATCH(u/l, u/l)	bool
STD_MATCH(uv, uv)	bool
STD_MATCH(Iv, Iv)	bool
STD_MATCH(un, un)	bool
STD_MATCH(sg, sg)	bool

2.4 Conversion Functions

From	То	Function
un,lv	sg	SIGNED(from)
sg,lv	un	UNSIGNED(from)
un,sg	lv	STD_LOGIC_VECTOR(from)
un,sg	in	TO_INTEGER(from)
na	un	TO_UNSIGNED(from, size)
in	sg	TO_SIGNED(from, size)

3.IEEE'S NUMERIC_BIT

3.1 PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of BIT SIGNED(na to | downto na) Array of BIT

3.2 OVERLOADED OPERATORS

Left	Op	Right	Return
	abs	sg	sg
	-	sg	sg
un	+,-,*,/,rem,mod	un	un
sg	+,-,*,/,rem,mod	sg	sg
un	+,-,*,/,rem,mod _c	na	un
sg	+,-,*,/,rem,mod _c	in	sg
un	<,>,<=,>=,=,/=	un	bool
sg	<,>,<=,>=,=,/=	sg	bool
un	<,>,<=,>=,=,/= _c	na	bool
sg	<,>,<=,>=,=,/= _c	in	bool

3.3 PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
ROTATE_LEFT(sg, na)	sg
ROTATE_RIGHT(sg, na)	sg
RESIZE(sg, na)	sg
RESIZE(un. na)	un

3.4 Conversion Functions

From	To	Function
un,bv	sg	SIGNED(from)
sg,bv	un	UNSIGNED(from)
un,sg	bv	BIT_VECTOR(from)
un,sg	in	TO_INTEGER(from)
na	un	TO_UNSIGNED(from)
in	sg	TO SIGNED(from)

© 1995 - 2000 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted. See reverse side for additional information.

4. SYNOPSYS' STD_LOGIC_ARITH

4. PREDEFINED TYPES

UNS SNED(na to | downto na)
SIGNEL ha to | downto na)
SMALL IN

Array of STD_LOGIC Array of STD_LOGIC Integer subtype, 0 or 1

4.2 OVERLOADED PERATORS

Left	Op	Right	Return
	abs	7	sg,lv
	-	sg	sg,lv
un	+,-,*	un	un,lv
sg	+,-,*	sg	S_ W
sg	+,-,*	un	sg,lv
un	+,- _c	in	un,lv
sg	+,- _c	in	sg,lv
un	+,- _c	u/l	un,lv
sg	+,- _c	u/l	sg,lv
un	<,>,<=,>=,=,/=	un	bool
sg	<,>,<=,>=,=,/=	sg	bool
un	<,>,<=,>=,=,/= _c	in	bool
sg	<,>,<=,>=,=,/= _c	in	bool

4.3 PREDEFINED FUNCTIONS

SHL(un, un)	un	SHR(un, un)	u
SHL(sg, un)	sg	SHR(sg, un)	S
EXT(lv, in)	lv	zero-extend	
SEXT(ly in)	lv	sign-extend	

4.4 CONVERSION FUNCTIONS

From	То	Function
un,lv	sg	SIGNED(from)
sg,lv	un	UNSIGNED(from)
sg,un	lv	STD_LOGIC_VECTOR(from)
un,sg	in	CONV_INTEGER(from)
in,un,sg,u	un	CONV_UNSIGNED(from, size)
in,un,sg,u	sg	CONV_SIGNED(from, size)
in,un,sg,u	lv	CONV_STD_LOGIC_VECTOR(from, size)

5. SYNOPSYS' STD_LOGIC_UNSIGNED

5.1 OVERLOADED OPERATORS

Left	Op	Right	Return
	+	lv	lv
lv	+,-,*	lv	l.
lv	+,- _c	in	IV
lv	+,- _c	u/l	lv
lv	<,>,<=,>=,=,/=	N	bool
lv	<,>,<=,>=,=,/=	in	bool

5.2 CONVERSY FUNCTIONS

Fror	n	$\mathcal{F}_{\mathcal{F}}$		Function	
Τv		ıń.	CONV	INTEGER(from)	Ī

6. SYNOPSYS' STD_LOGIC_SIGNED

6.1 OVERLOADED OPERATORS

Left	Op	Right	Return
	abs	lv	lv
	+,-	lv	lv
lv	+,-,*	lv	lv
lv	+,- _c	in	lv
lv	+,- _C	u/l	lv
lv	<,>,<=,>=,=,/=	lv	bool
lv	<,>,<=,>=,=,/= _C	in	bool

6.2 CONVERSION FUNCTIONS

From	То	Function
lv	in	CONV_INTEGER(from)

7.SYNOPSYS' STD_LOGIC_MISC

7.1 PREDEFINED FUNCTIONS

AND_REDUCE(Iv uv)	u/l
X]OR_REDUCE(lv uv)	u/l
ND_REDUCE(lv uv)	UX01
OR_ DUCE(IV uV)	UX01
NOR_RL UCE(IV uv)	UX01
XOR_REDU F(lv uv)	UX01
XNOR_REDUCT V uv)	UX01

8. EXEMPLAR'S STD_LCCIC RITH

8.1 OVERLOADED OPER TORK

Left	Ор	Right	Return
	+,-,*,	u/l	Li,
	abs	u/l	u/l

8.2 PR EFINED FUNCTIONS

sl/ , in)	u/l
12(u/l, in)	u/l
sr(u/l, in)	u/l
sr2(u/l, in)	u/l
add(u/l)	u/l
add2(u/l)	u/l
sub(u/l)	u/l
sub2(u/l)	u/l
mult(u/l)	u/l
mult2(u/l)	u/l
extend(u/l, in)	u/l
extend2(u/l, in)	u/l
comp2(u/l)	u/l

8.3 Conversion Functions

From	10	Function
bool	uv	bool2elb
uv	bool	elb2bool
u/l	na	evec2int
in	u/l	int2evec (size)
uv	na	elb2int

9. MENTOR'S STD_LOGIC_ARITH

9.1 PREDEFINED TYPES

UNSIGNED(na to downto na)	Array of STD_
SIGNED(na to downto na)	Array of STE LOGIC

9.2 OVERLOADED OPERATORS

Left	Ор	ght	Return
	abs	sg	sg
	-	sg	sg
u/l	+,-	u/l	u/l
uv	+,-,*,/,mod,rep	uv	uv
lv	+,-,*,/,mod _m,**	lv	lv
un	+,-,*,/,pr_d,rem,**	un	un
sg	+,- * ,mod,rem,**	sg	sg
un	,<=,>=,=,/=	un	bool
sg	<,>,<=,>=,=,/=	sg	bool
	not	un	un
	not	sg	sg
un	and,nand,or,nor,xor	un	un
sg	and,nand,or,nor,xor, <i>xnor</i>	sg	sg
uv	sla,sra,sll,srl,rol,ror	uv	uv
lv	sla,sra,sll,srl,rol,ror	lv	lv
un	sla,sra,sll,srl,rol,ror	un	un
sg	sla,sra,sll,srl,rol,ror	sg	sg

9.3 PREDEFINED FUNCTIONS

ZERO_EXTEND(uv lv un, na)	same
ZERO_EXTEND(u/l, na)	lv
SIGN_EXTEND(sg, na)	sg
AND_REDUCE(uv lv un sg)	u/l
OR_REDUCE(uv lv un sg)	u/l
XOR_REDUCE(uv lv un sg)	u/l

9.4 Conversion Functions

To	Function
in	TO_INTEGER(from)
in	CONV_INTEGER(from)
u/l	TO_STDLOGIC(from)
un	TO_UNSIGNED(from,size)
un	CONV_UNSIGNED(from,size)
sg	TO_SIGNED(from,size)
sg	CONV_SIGNED(from,size)
lv	TO_STDLOGICVECTOR(from,size)
uv	TO_STDULOGICVECTOR(from,size)
	in in u/l un un sg sg lv

© 1995 - 2000 Qualis Description. Permission to reproduce and distribute strict exerbatim copies of this document in whole is hereby grand.

Qualis Design Co. oration

Elite Training and Consulting in Reuse a. Methodology
Phone: +1 503 670 7200 FAX: +1 38 670 0809

Phone: +1.503.670.7200 FAX: +1.503.670.0809 Email: info@qualis.com Web: http://www.q.lis.com

Also available: VHDL Quick Reference Verilog Quick Reference Cal

Comentários Finais

- No final desta aula deverá ser capaz de:
 - Utilizar as construções de VHDL
 - for...generate
 - if...generate
 - Conhecer alguns dos atributos pré-definidos de VHDL
 - Consultar em reference cards de VHDL as construções da linguagem abordadas em LSD