Logic Circoll 11.101EVY 2000 BOOK " hosing ,, Computer Assignments #18#2 Kourush Alinaghi 810201476 \Rightarrow y. = $abc + abc + abc + abc + abc = <math>a(bc + bc) + \bar{a}(\bar{b}c + b\bar{c})$ = a(b+c)+ac wires are mentioned as they one in Verilog desc. y, = ab+ bc+ac more then I ones (2013) VDD pMOS # (5, 6, 7) MOS #(3,4,5) · GND 2×5+2×10 = 30 Transistors 4. Tol: 4x ToZ nM@S= 4x5=20 ns) Worst Case Delay Values : 101 => 3x to 2:NMOS = 3€5, 15 mg TOO: 3xToZpMOS, 3x7, 21 ns) 160 → 2× ToZ: pMOS = 2×7, 14 ms/ # /3 (20,21) #16 (25, 24)

2	
	Transitions with worst case delays:
	1 + 1 10 00 - 1V4: 10/ : 100 -> 110 · 23 · 1
	700: 110 -3010: 57 13
2	Weinforms: a
	Y ₂ To € C 0000
	Jo Z pMos
	0 22 21 bine (ms)
	At t= 12 ns, the nMOS networks conducts a path and sends 0 to output
	(10 3 Mas In 3.11) but the MOS side's delay to stop of Conducting 15 2013
	so it sends 2 to output all the may until $t, 21 \Rightarrow$ so at $32(t(21 \Rightarrow))$ on the sent t .
	011->210
	YeTol: a
	<u>b</u>
	<u> </u>
	y _o
	2 6 30
	One should get to outpat through bea path. I pmos is already conducting.
	One should get to output through bear path. b pMos is already conducting. so the delay of going 1 to output is 2xTo1 for pMos (for a and c pMoses) = 2x5,10
	=) at +,10 - one goes to yo but it talas nMos networks \$xtoZnMos, 4,5,20 ns
	12 1 miteral in 10/t - 20 the author is X.
	to send 2 to cutput => in 10(t < 20 th output is X.
	Y ₁ To D \(\frac{\alpha}{1}\) \(\frac{\alpha}{1}\)
	h 10.00 b
	\mathcal{L}
	Y _A
	X
	Ti un that nMOS network weds to 1 \$ 24
	The time that pMOs network needs to send Z to the output is 2xtoZpM os, 2x7 s14ns. hat nMOs network there was sending Z to the output, starts sending Q to 1/2
	s 14 ns. hut nMOS necessor there was sending 2 to the suppub, starts sending 0 to 1/2
	ofter 2x To 0 nMOS = 244, 8 ns. = in 8 <+ <14 me have X.

Koursh Alinaghu CA 182 910101 476 2 /2To2: 100-110 α b nMos network stop sending & to 1/2 ofter 3ato2 nmos, 3a5, 15 ns. But pMos network sends I to by after 5ms. (becase no mos already conducting =) debuy is the time the nb pMOs needs to conduct (1x ToIpMOs s 5ms) =) output in 55t (15 is X The questions mants us to define delays for gates such that the delay of our gate level circuits gets as chose ens possible to CMOS. (Without mentioning any minimization in gute land.) I'm gonna describe my circuit using 2 and 3 input NAND garbes. Worst are delay for No. Yo Tol = 20 = 4xn => n = 5 delay of 2 input NAMD worst and colon for 14, 1/1 Tol , 15, mry, 5+y=) y, 10 delay of 3-input NAM) Because we used 20 and 15 as our total delays, the worst cove delay for our gate land circuit is 20 cm 15 for same transition mentioned in part 1. Actually is 15 for 11 and 20 for 16 in any transition. The point is that this is unrealistic. Even though we used small delays for our NAMD gates (that commot be achieved using the same pMOS and nMOS delays), our average alelay in all transitions is may more than the CMOS we kreated

كوركس علىن

11.1.1844


Logic Circuits

4

Again, we use 20 ns for Yo and 15 ns for Y1. This is enactly what me had in our gate level circuit. So there are no differences between enpression level description and gate level. And the enact seeme differences mentioned in Bart 3, hold between Enplvl. and Tvlvl.

$$\frac{1}{2} = a(b \cdot c) + bc = ab + ac + ac$$

Section 2



In assign statements, we used 20 ns for 1/2 and 15 ns for 1/4. this the delay that's go nna take for every transition. —) the delay of our 7-input OC 1s

Op. 40 ns (20+20) 7

O1: 55 ns (20+26,20) —) 7-input OC has a more transition of 55 ns.

O2: 30 ns (15+15)

But this is because we used exsign statement and took obstruction one step higher. If we implement or Zinput OC using 3-input CMOS OC, we'll have less energy delay.

