


1

$$a, b, c \rightarrow \text{OC} \rightarrow y_1, y_2 \Rightarrow y_1 = \underbrace{abc}_{3 \text{ ones}} + \underbrace{\bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c}}_{1 \text{ one}} = a(bc + \bar{b}\bar{c}) + \bar{a}(\bar{b}c + b\bar{c})$$


$$y_1 = \underbrace{ab + bc + ac}_{\text{more than 1 ones (2 or 3)}} = a(b+c) + ac$$

* wires are mentioned as they are in Verilog desc



pMOS # (5, 6, 7)

nMOS # (3, 4, 5)



$$2 \times 5 + 2 \times 10 = 30 \text{ Transistors}$$

Worst Case Delay Values

$$y_0 \Rightarrow T_{01} \Rightarrow 3 \times T_{02:NMOS} = 3 \times 5, 15 \text{ ns}$$

$$T_{00} \Rightarrow 2 \times T_{02:pMOS} = 2 \times 7, 14 \text{ ns}$$

$$y_1, T_{01}: 4 \times T_{02:nMOS} = 4 \times 5 = 20 \text{ ns}$$

$$T_{00}: 3 \times T_{02:pMOS}, 3 \times 7, 21 \text{ ns}$$

$$\# y_0 (15, 14)$$

$$\# y_1 (20, 21)$$

1


Transitions with worst case delays:

$Y_0: T_{01}: 011 \rightarrow 010 : 20\text{ns}$
 $T_{00}: 010 \rightarrow 000 : 20\text{ns}$


$Y_1: T_{01}: 100 \rightarrow 110 : 25\text{ns}$
 $T_{00}: 110 \rightarrow 010 : 24\text{ns}$

2


Waveforms:



At $t = 12\text{ns}$, the nMOS network conducts a path and sends 0 to output (12, $3 \times \text{nMOS } T_{00} = 3 \times 4$) but the pMOS side's delay to stop conducting is $3 \times 7 = 21$ so it sends 1 to output all the way until $t = 21 \Rightarrow$ so at $12 < t < 21 \Rightarrow$ output is X.




One should get to output through bca path. b pMOS is already conducting. so the delay of going 1 to output is $2 \times T_{01}$ for pMOS (for a and c pMOSes) $= 2 \times 5 = 10 \Rightarrow$ at $t = 10 \rightarrow$ one goes to y_0 but it takes nMOS network $4 \times T_{00}$ nMOS, $4 \times 5 = 20\text{ns}$ to send 0 to output \Rightarrow in $10 < t < 20$ the output is X.



The time that pMOS network needs to send 1 to the output is $2 \times T_{0Z} \text{ pMOS}$, $2 \times 7 = 14\text{ns}$. but nMOS network that was sending 1 to the output, starts sending 0 to y_1 after $2 \times T_{00} \text{ nMOS} = 2 \times 4 = 8\text{ns}$. \Rightarrow in $8 < t < 24$ we have X.

2


 Y_1 To 2:

100 → 110

nMOS network stop sending 0 to Y_1 after 3x To 2 nMOS, 3x 5, 15 ns. But pMOS network sends 1 to Y_1 after 5ns. (because $\sim a$ mos already conducting \Rightarrow delay is the time the $\sim b$ pMOS needs to conduct (2x To 2 pMOS, 5 ns) \Rightarrow output in 5st < 15 ns X

3

The questions wants us to define delays for gates such that the delay of our gate level circuits gets as close as possible to CMOS. (Without mentioning any minimization in gate level.) \Rightarrow I'm gonna describe my circuit using 2 and 3 input NAND gates.



worst case delay for Y_0 , Y_0 To 1 = 20 = 4x n \Rightarrow n, 5 delay of 2-input NAND

worst case delay for Y_1 , Y_1 To 2 = 15, n+y, 5+y \Rightarrow y, 10 delay of 3-input NAND

Because we used 20 and 15 as our total delays, the worst case delay for our gate level circuit is 20 or 15 for same transition mentioned in part 1. Actually is 15 for Y_1 and 20 for Y_0 in any transition. The point is that this is unrealistic. Even though we used small delays for our NAND gates (that cannot be achieved using the same pMOS and nMOS delays), our average delay in all transitions is way more than the CMOS we created.

4

Again, we use 20 ns for y_0 and 15 ns for y_1 . This is exactly what we had in our gate level circuit. So there are no differences between expression level description and gate level. And the exact same differences mentioned in Part 3, hold between EnpLvl. and TrLvl.

$$y_0 = a(bc + \bar{b}\bar{c}) + \bar{a}(\bar{b}c + b\bar{c})$$

$$y_1 = a(b+c) + bc \equiv ab + ac + bc$$

Section 2


5

So far, we've built an One Counter:



a	b	c	y0	y1
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

The Zinput OC can be created in a structural fashion like this:




6

In assign statements, we used 20 ns for y_0 and 15 ns for y_1 . this the delay that's gonna take for every transition. \Rightarrow the delay of our Zinput OC is

$$\left. \begin{array}{l} 00: 40 \text{ ns } (20+20) \\ 01: 55 \text{ ns } (20+25+20) \\ 02: 30 \text{ ns } (15+15) \end{array} \right\} \Rightarrow \text{Zinput OC has a worst-case delay of 55 ns.}$$

But this is because we used assign statement and took abstraction one step higher. If we implement our Zinput OC using 3-input CMOS OC, we'll have less average delay.

7



Worst case delay for:

$$O_0: 40 + 20, \underline{60 \text{ ns}}$$

$$O_1: 20 + \max(15 + 40, 55) = 20 + 55, \underline{75 \text{ ns}}$$

$$O_2: 20 + \max(30, 30, 15 + 55) = 20 + 70, \underline{90 \text{ ns}}$$

$$O_3: 15 + \quad \quad \quad = 15 + 70, \underline{85 \text{ ns}}$$

⇒ Worst case delay for
15-input OC is 90 ns

★ I've written a C++ script to test 7InputOC and 15InputOC. I'll upload that with Verilog files.