LAB-03: Combinational Logic Design

Objectives:	
Apparatus:	
Theory: Combinational logic design:	
Canonical forms:	
Min terms and Max terms:	

IC diagram for the 1st canonical form of the circuit.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	
Simulation of the circuit for the 2 nd canonical form.	

Circuit Diagram:

Data Table:

Table 1: Truth table to a combinational circuit

Input Reference	АВС	F	Min term	Max term
0	000			
1	001			
2	010			
3	011			
4	100			
5	101			
6	110			
7	111			

Table 2: 1st and 2nd canonical forms of the combinational circuit of table 1.

	Shorthand Notation	Function
1st Canonical form	F=∑(1, 2, 6)	
2 nd Canonical form	F=∏(0, 3, 4, 5, 7)	

Discussion: