{"payload":{"header_redesign_enabled":false,"results":[{"id":"219995570","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"Kowus/system-design_test_vhdl","hl_trunc_description":"A modular systematic design assignment for building hardware logic in VHDL","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":219995570,"name":"system-design_test_vhdl","owner_id":13987886,"owner_login":"Kowus","updated_at":"2019-11-06T12:51:55.351Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AKowus%252Fsystem-design_test_vhdl%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/Kowus/system-design_test_vhdl/star":{"post":"dAFq_mfbKlwwAuUrmBQxjSf9MnRZ7FZFWpeQwIq64Njego0C6ijK3Rje9nMiHRPZaYuz-hZFph1ESOS6h2tYIw"},"/Kowus/system-design_test_vhdl/unstar":{"post":"aujE3vmn6RSQn7qFs4zJP51Ip0hnGufa00SSotYTxT5F5o7gGbmyHW92z80yyGgntJO_fJ_Yh5pvD5gjc-2-fg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4DkTuPYTOJcmwAe_WmE0roKVDFI6aXiYpYSYAOToXfZIrYGhVE5WC4tgKLj4gx3S1zQSwTHYO0sy6kQz1IbCxg"}}},"title":"Repository search results"}