
FP64 HPL, 35 bits (n=6)
HPL-MxP, 3 bits (n=8)
GP likelihood, 28 bits (n=4)
DF-MP2, 20 bits (n=4)
Speedup vs. native (%)
0
5
10
15
20
25
30
1000 W
800 W
650 W
500 W